

# Enhanced ESD, 3.0 kV rms/5.0 kV rms 10Mbps Quad-Channel Digital Isolators

## Data Sheet

# $\pi$ 140M/ $\pi$ 141M/ $\pi$ 142M

### **FEATURES**

Ultra-low power consumption (10Mbps): 0.58mA/Channel

High data rate: 10Mbps

High common-mode transient immunity:

 $\pi$ 14xx3x: 75 kV/ $\mu$ s typical  $\pi$ 14xx6x: 120 kV/ $\mu$ s typical

High robustness to radiated and conducted noise

Low propagation delay: 9 ns typical

**Isolation voltages:** 

 $\pi$ 14xx3x: AC 3000Vrms  $\pi$ 14xx6x: AC 5000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017

Human body model (HBM) ±8kV

Safety and regulatory approvals:

UL certificate number: E494497

3000Vrms/5000Vrms for 1 minute per UL 1577

**CSA Component Acceptance Notice 5A** 

VDE certificate number: 40053041/40052896

DIN VDE V 0884-11:2017-01 V<sub>IORM</sub> =565V peak/1200V peak CQC certification per GB4943.1-2011

3 V to 5.5 V level translation

Wide temperature range: -40°C to 125°C RoHS-compliant, NB SOIC-16, WB SOIC-16,

SSOP16 package

### **APPLICATIONS**

General-purpose multichannel isolation Industrial field bus isolation Isolation Industrial automation systems Isolated switch mode supplies Isolated ADC, DAC Motor control

#### **GENERAL DESCRIPTION**

The  $\pi 1 \times \times \times \times \times$  is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSEMI  $iDivider^{\circ}$  technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSEMI.

It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The  $\pi 1xxxxx$  isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

### **FUNCTIONAL BLOCK DIAGRAMS**




Figure  $1.\pi140xxx/\pi141xxx/\pi142xxx$  functional Block Diagram




Figure 2.π140x3x Typical Application Circuit

http://www.rpsemi.com/

## PIN CONFIGURATIONS AND FUNCTIONS

Table  $1.\pi140$ Mxx Pin Function Descriptions

Pin No.	Name	Description				
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.				
2	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.				
3	VIA	Logic Input A.				
4	VIB	Logic Input B.				
5	Vıc	Logic Input C.				
6	VID	Logic Input D.				
7	NC	No connect.				
8	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.				
9	GND₂	Ground 2. This pin is the ground reference for Isolator Side 2.				
		No connect for π140M3X.				
10	NC /EN2	Output enable for $\pi 140M6X$ . Output pins on side 2 are				
	INC/LIVE	enabled when EN2 is high or open and in high-impedance				
		state when EN2 is low.				
11	Vod	Logic Output D.				
12	Voc	Logic Output C.				
13	Vов	Logic Output B.				
14	Voa	Logic Output A.				
15	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.				
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.				




Figure 3. $\pi$ 140Mxx Pin Configuration

### Table $2.\pi 141$ Mxx Pin Function Descriptions

Pin No.	Name	Description						
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.						
2	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.						
3	VIA	Logic Input A.						
4	VIB	Logic Input B.						
5	Vıc	Logic Input C.						
6	Vod	Logic Output D.						
		No connect for π141M3X.						
7	NC/EN1	Output enable 1 for $\pi$ 141M6X. Output pins on side 1 are						
'	INC/EINI	enabled when EN1 is high or open and in high-impedance						
		state when EN1 is low.						
8	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.						
9	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.						
		No connect for π141M3X.						
10	NC/EN2	Output enable 2 for $\pi 141M6X$ . Output pins on side 2 are						
	INC/LINZ	enabled when EN2 is high or open and in high-impedance						
		state when EN2 is low.						
11	VID	Logic Input D.						
12	Voc	Logic Output C.						
13	Vов	Logic Output B.						
14	Voa	Logic Output A.						
15	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.						
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.						





Figure 4. $\pi$ 141Mxx Pin Configuration

Table 3.π142Mxx Pin Function Descriptions

Pin No.	Name	Description						
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.						
2	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.						
3	VIA	Logic Input A.						
4	VIB	Logic Input B.						
5	Voc	Logic Output C.						
6	Vod	Logic Output D.						
		No connect for π142M3X.						
7	NC/EN1	Output enable 1 for $\pi$ 142M6X. Output pins on side 1 are						
'	INC/EINI	enabled when EN1 is high or open and in high-impedance						
		state when EN1 is low.						
8	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.						
9	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.						
		No connect for π142M3X.						
10	NC/EN2	Output enable 2 for $\pi$ 142M6X. Output pins on side 2 are						
10	INC/EINZ	enabled when EN2 is high or open and in high-impedance						
		state when EN2 is low.						
11	VID	Logic Input D.						
12	Vıc	Logic Input C.						
13	Vов	Logic Output B.						
14	Voa	Logic Output A.						
15	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.						
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.						



## **ABSOLUTE MAXIMUM RATINGS**

TA = 25°C, unless otherwise noted.

Table 4.Absolute Maximum Ratings<sup>4</sup>

Parameter	Rating
Supply Voltages (V <sub>DD1</sub> -GND <sub>1</sub> , V <sub>DD2</sub> -GND <sub>2</sub> )	-0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> ) <sup>1</sup>	$-0.5$ V to $V_{DDx} + 0.5$ V
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> ) <sup>1</sup>	$-0.5$ V to $V_{DDx} + 0.5$ V
Average Output Current per Pin <sup>2</sup> Side 1 Output Current (I <sub>O1</sub> )	−10 mA to +10 m <b>A</b>
Average Output Current per Pin <sup>2</sup> Side 2 Output Current (I <sub>O2</sub> )	−10 mA to +10 mA
Common-Mode Transients Immunity <sup>3</sup>	−200 kV/μs to +200 kV/μs
Storage Temperature (T <sub>ST</sub> ) Range	−65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	−40°C to +125°C

#### Notes

## RECOMMENDED OPERATING CONDITIONS

**Table 5.Recommended Operating Conditions** 

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DDx</sub> <sup>1</sup>	3		5.5	V
High Level Input Signal Voltage	V <sub>IH</sub>	0.7*V <sub>DDx</sub> 1		$V_{DDx}^1$	V

 $<sup>^1\,</sup>V_{DDx}$  is the side voltage power supply  $V_{DD},$  where x = 1 or 2.

<sup>&</sup>lt;sup>2</sup> See Figure 6 for the maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>3</sup> See Figure 18 for Common-mode transient immunity (CMTI) measurement.

<sup>&</sup>lt;sup>4</sup>Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **Data Sheet**

Parameter	Symbol	Min	Тур	Max	Unit
Low Level Input Signal Voltage	V <sub>IL</sub>	0		0.3*V <sub>DDx</sub> 1	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	Іоь			6	mA
Data Rate		0		10	Mbps
Junction Temperature	T <sub>J</sub>	-40		150	°C
<b>Ambient Operating Temperature</b>	T <sub>A</sub>	-40		125	°C

Notes:

## **Truth Tables**

Table  $6.\pi140M3x/\pi141M3x/\pi142M3x$  Truth Table

V Immt1	V State1	V State1	Default Low	Default High	Test Canditions /Comments
V <sub>Ix</sub> Input <sup>1</sup>	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	Vox Output <sup>1</sup>	Vox Output <sup>1</sup>	Test Conditions /Comments
Low	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	Low	Normal operation
High	Powered <sup>2</sup>	Powered <sup>2</sup>	High	High	Normal operation
Open	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	High	Default output
Don't Care4	Unpowered <sup>3</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	Powered <sup>2</sup>	Unpowered <sup>3</sup>	High Impedance	High Impedance	

Notes:

### Table $7.\pi140M6x/\pi141M6x/\pi142M6x$ Truth Table

V. Innut1	V <sub>Ix</sub> Input <sup>1</sup> EN1/2 State		V <sub>DDO</sub> State <sup>1</sup>	Default Low	Default High	Test Conditions
Vix Input	EN1/2 State	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State-	Vox Output <sup>1</sup>	Vox Output <sup>1</sup>	/Comments
Low	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	Low	Normal operation
High	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	High	High	Normal operation
Don't Care <sup>4</sup>	L	Powered <sup>2</sup>	Powered <sup>2</sup>	High Impedance	High Impedance	Disabled
Open	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	High or NC	Unpowered <sup>3</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	L	Unpowered <sup>3</sup>	Powered <sup>2</sup>	High Impedance	High Impedance	
Don't Care <sup>4</sup>	Don't Care <sup>4</sup>	Powered <sup>2</sup>	Unpowered <sup>3</sup>	High Impedance	High Impedance	

Notes:

## **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

Table 8.  $\pi$ 14xM3x Switching Specifications

 $V_{DD1}$  -  $V_{GND1}$  =  $V_{DD2}$  -  $V_{GND2}$  = 3.3 $V_{DC}$ ±10% or 5 $V_{DC}$ ±10%,  $T_A$ =25°C, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit

 $<sup>^{1}</sup>$   $V_{DDx}$  is the side voltage power supply  $V_{DD}$ , where x = 1 or 2.

<sup>&</sup>lt;sup>1</sup> V<sub>Ix</sub>/V<sub>Ox</sub> are the input/output signals of a given channel (A or B). V<sub>DDI</sub>/V<sub>DDO</sub> are the supply voltages on the input/output signal sides of this given channel.

<sup>&</sup>lt;sup>2</sup> Powered means V<sub>DDx</sub>≥ 2.95 V

<sup>&</sup>lt;sup>3</sup> Unpowered means V<sub>DDx</sub> < 2.30V

 $<sup>^4</sup>$  Input signal (V<sub>IX</sub>) must be in a low state to avoid powering the given  $V_{DDI}{}^1$  through its ESD protection circuitry.

<sup>&</sup>lt;sup>5</sup> If the V<sub>DDI</sub> goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V<sub>DDI</sub> goes into powered status, the channel outputs the input status logic signal after around 3us.

<sup>&</sup>lt;sup>1</sup>V<sub>Ix</sub>/V<sub>Ox</sub> are the input/output signals of a given channel (A or B). V<sub>DDI</sub>/V<sub>DDO</sub> are the supply voltages on the input/output signal sides of this given channel.

<sup>&</sup>lt;sup>2</sup>Powered means V<sub>DDx</sub>≥ 2.95 V

 $<sup>^{3}</sup>$ Unpowered means  $V_{DDx} < 2.30V$ 

 $<sup>^4</sup>$ Input signal ( $V_{Ix}$ ) must be in a low state to avoid powering the given  $V_{DDI}$  through its ESD protection circuitry.

<sup>&</sup>lt;sup>5</sup>If the V<sub>DDI</sub> goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V<sub>DDI</sub> goes into powered status, the channel outputs the input status logic signal after around 3us.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Maximum Data Rate		10			Mbps	Within PWD limit
Propagation Delay Time <sup>1</sup>	<b>t</b> рнг, <b>t</b> ргн	5.5	8	12.5	ns	5V <sub>DC</sub> supply
		6.5	9	13.5	ns	3.3V <sub>DC</sub> supply
			0.3	3.0	ns	The max different time between tphL and tplH@
Pulse Width Distortion	PWD			3.0	113	5V <sub>DC</sub> supply. And The value is   t <sub>PHL</sub> - t <sub>pLH</sub>
raise what i bistorian	1000		0.4	3.0	ns	The max different time between tphL and tplH@
				3.0	113	3.3V <sub>DC</sub> supply. And The value is   t <sub>pHL</sub> - t <sub>pLH</sub>
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay Skew	<b>t</b> PSK					temperature, load and voltage @ 5V <sub>DC</sub> supply
rare to rare ropagation belay skew	CFSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V <sub>DC</sub> supply
			0	1.8		The max amount propagation delay time differs
	tcsĸ				ns	between any two output channels in the single
Channel to Channel Propagation						device @ 5V <sub>DC</sub> supply.
Delay Skew		.51				The max amount propagation delay time differs
			0	2	ns	between any two output channels in the single
						device @ 3.3V <sub>DC</sub> supply
Output Signal Rise/Fall Time <sup>4</sup>	t <sub>r</sub> /t <sub>f</sub>		1.5		ns	See Figure 10.
Dynamic Input Supply Current per	DDI (D)		9		μΑ	
Channel	1001(0)				/Mbps	Inputs switching, 50% duty cycle square wave, CL
Dynamic Output Supply Current per	IDDO (D)		38		μΑ	= 0 pF @ 5V <sub>DC</sub> Supply
Channel	1000 (b)		30		/Mbps	
Dynamic Input Supply Current per	IDDI (D)		5		μА	
Channel	(ט) וטטו		3		/Mbps	Inputs switching, 50% duty cycle square wave, CL
Dynamic Output Supply Current per	1		23		μΑ	= 0 pF @ 3.3V <sub>DC</sub> Supply
Channel	DDO (D)		23		/Mbps	
Common-Mode Transient Immunity <sup>3</sup>	CMTI		75		kV/μs	$V_{IN} = V_{DDX}^2$ or OV, $V_{CM} = 1000 \text{ V}$
Jitter			120		ps p-p	See the Jitter Measurement section
Jittei			20		ps rms	See the fitter Measurement Section
ESD(HBM - Human body model)	ESD		±8		kV	

Notes:

Table 9.  $\pi$ 14xM6x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, T_A = 25 \\ ^{\circ}\text{C, unless otherwise noted.}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within PWD limit
Propagation Delay Time <sup>1</sup>	<b>t</b> рнь, <b>t</b> рын		12	16	ns	5V <sub>DC</sub> supply
,			14	18.5	ns	3.3V <sub>DC</sub> supply
Pulse Width Distortion	PWD		0.3	3.0	ns	The max different time between tphL and tpLH@
Pulse Width Distortion	PVVD		0.3			5V <sub>DC</sub> supply. And The value is   t <sub>pHL</sub> - t <sub>pLH</sub>

 $<sup>^{1}</sup>$  t<sub>pLH</sub> = low-to-high propagation delay time, t<sub>pHL</sub> = high-to-low propagation delay time. See Figure 11.

 $<sup>^2\,</sup>V_{DDx}$  is the side voltage power supply VDD, where x = 1 or 2.

 $<sup>^{\</sup>rm 3}\,\mbox{See}$  Figure 18 for Common-mode transient immunity (CMTI) measurement.

 $<sup>^4</sup>$  t<sub>r</sub> means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t<sub>f</sub> means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
			0.4	3.0	nc	The max different time between tphL and tpLH@
			0.4	3.0	ns	3.3V <sub>DC</sub> supply. And The value is   t <sub>PHL</sub> - t <sub>PLH</sub>
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay Skew	<b>t</b> PSK					temperature, load and voltage @ 5V <sub>DC</sub> supply
Fait to Fait Propagation Delay Skew	LPSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V <sub>DC</sub> supply
						The max amount propagation delay time differs
			0	1.8	ns	between any two output channels in the single
Channel to Channel Propagation	tcsk					device @ 5V <sub>DC</sub> supply.
Delay Skew	LCSK					The max amount propagation delay time differs
			0	2	ns	between any two output channels in the single
						device @ 3.3V <sub>DC</sub> supply
Output Signal Rise/Fall Time <sup>4</sup>	t <sub>r</sub> /t <sub>f</sub>		1.5		ns	See Figure 10.
Disable propagation delay, high-to-	tour		20	41	ns	@ 5V <sub>DC</sub> supply
high impedance output <sup>5</sup>	t <sub>PHZ</sub>		24	50	ns	@ 3.3V <sub>DC</sub> supply
Disable propagation delay, low-to-	t <sub>PLZ</sub>		20	41	ns	@ 5V <sub>DC</sub> supply
high impedance output	LPLZ		24	50	ns	@ 3.3V <sub>DC</sub> supply
			12	25	ns	@ 5V <sub>DC</sub> supply, for $\pi$ 14xM61
Enable propagation delay, high	t <sub>PZH</sub>		16	33	ns	@ $3.3V_{DC}$ supply, for $\pi 14xM61$
impedance-to-high output			1.7	5.7	us	@ $5V_{DC}$ supply, for $\pi 14xM60$
	<b>b</b> /		1.1	4.4	us	@ $3.3V_{DC}$ supply, for $\pi 14xM60$
			1.7	5.7	us	@ $5V_{DC}$ supply, for $\pi 14xM61$
Enable propagation delay, high			1.1	4.4	us	@ 3.3 $V_{DC}$ supply, for $\pi$ 14xM61
impedance-to-low output	t <sub>PZL</sub>		12	25	ns	@ $5V_{DC}$ supply, for $\pi 14xM60$
			16	33	ns	@ $3.3V_{DC}$ supply, for $\pi 14xM60$
Dynamic Input Supply Current per			10		μΑ	
Channel	DDI (D)		10		/Mbps	Inputs switching, 50% duty cycle square wave, CL
Dynamic Output Supply Current per			4.5		μΑ	= 0 pF @ 5V <sub>DC</sub> Supply
Channel	DDO (D)		45		/Mbps	
Dynamic Input Supply Current per					μΑ	
Channel	DDI (D)		9		/Mbps	Inputs switching, 50% duty cycle square wave, Cl
Dynamic Output Supply Current per			20		μΑ	= 0 pF @ 3.3V <sub>DC</sub> Supply
Channel	DDO (D)		28		/Mbps	
Common-Mode Transient Immunity <sup>3</sup>	CMTI		120		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V
litton			180		ps p-p	Coa the litter Measurement and in
Jitter			30		ps rms	See the Jitter Measurement section
ESD(HBM - Human body model)	ESD		±8		kV	

Notes

### Table 10.DC Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, T_A = 25 \\ ^{\circ}\text{C, unless otherwise noted.}$ 

 $<sup>^{1}</sup>t_{pLH}$  = low-to-high propagation delay time,  $t_{pHL}$  = high-to-low propagation delay time. See Figure 11.

 $<sup>^{2}</sup>V_{DDx}$  is the side voltage power supply VDD, where x = 1 or 2.

 $<sup>^{3}</sup>$ See Figure 18 for Common-mode transient immunity (CMTI) measurement.

<sup>4</sup>t<sub>r</sub> means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t<sub>f</sub> means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

 $<sup>^5\</sup>mathrm{See}~$  Figure 12, Figure 13 for  $t_{\text{PLZ}},\,t_{\text{PZL}}$  measurement, see Figure 14, Figure 15 for  $t_{\text{PMZ}},\,t_{\text{PZH}}$  measurement.

# **Data Sheet**

	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V <sub>IT+</sub>		0.6*V <sub>DDx</sub> <sup>1</sup>	0.7*V <sub>DDx</sub> 1	V	
Falling Input Signal Voltage Threshold	V <sub>IT-</sub>	0.3* V <sub>DDX</sub> <sup>1</sup>	0.4* V <sub>DDX</sub> <sup>1</sup>		V	
High Level Output Voltage	Von 1	V <sub>DDx</sub> - 0.1	$V_{DDx}$		V	–20 μA output current
rigii Level Output voltage	VOH -	V <sub>DDx</sub> - 0.2	V <sub>DDx</sub> - 0.1		V	-2 mA output current
Low Level Output Voltage	Vol		0	0.1	V	20 μA output current
Low Level Output Voltage	VOL		0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I <sub>IN</sub>	-10	0.5	10	μΑ	0 V ≤ Signal voltage ≤ V <sub>DDX</sub> ¹
V <sub>DDx</sub> <sup>1</sup> Undervoltage Rising Threshold	V <sub>DDxUV+</sub>	2.45	2.75	2.95	V	
V <sub>DDx</sub> <sup>1</sup> Undervoltage Falling Threshold	V <sub>DDxUV</sub> -	2.30	2.60	2.75	V	
V <sub>DDx</sub> <sup>1</sup> Hysteresis	V <sub>DDxUVH</sub>		0.15		V	

Notes:

Table 11.Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\%$  or  $5V_{DC} \pm 10\%$ ,  $T_A = 25$ °C,  $C_L = 0$  pF, unless otherwise noted.

Part	Symbol	Min	Тур	Max	Unit	Test	Conditions
rait	Symbol	141111	тур	IVIAX	Oilit	Supply voltage	Input signal
	DD1 (Q)	0.13	0.16	0.21	mA		VI=0V for π14xMx0
	DD2 (Q)	1.56	1.95	2.54	mA	5V <sub>DC</sub>	VI=5V for $\pi$ 14xMx1
	DD1 (Q)	0.32	0.39	0.51	mA	J JVDC	VI=5V for π14xMx0
π140M3x -	DD2 (Q)	1.48	1.85	2.40	mA		VI=0V for π14xMx1
1140IVISX	IDD1 (Q)	0.13	0.16	0.21	mA		VI=0V for π14xMx0
	DD2 (Q)	1.54	1.93	2.51	mA	3.3V <sub>DC</sub>	VI=3.3V for π14xMx
	DD1 (Q)	0.23	0.29	0.38	mA	3.3 V DC	VI=3.3V for π14xMx
	DD2 (Q)	1.42	1.77	2.30	mA		VI=0V for π14xMx1
	I <sub>DD1</sub> (Q)	0.48	0.60	0.79	mA		VI=0V for π14xMx0
	DD2 (Q)	1.20	1.50	1.95	mA	5V <sub>DC</sub>	VI=5V for π14xMx1
	DD1 (Q)	0.59	0.74	0.97	mA	- 3VDC	VI=5V for π14xMx0
-1.41NA2v	DD2 (Q)	1.17	1.47	1.91	mA		VI=0V for π14xMx1
π141M3x	DD1 (Q)	0.48	0.60	0.78	mA		VI=0V for π14xMx0
	DD2 (Q)	1.19	1.48	1.93	mA	3.3V <sub>DC</sub>	VI=3.3V for $\pi$ 14xMx
	DD1 (Q)	0.52	0.66	0.85	mA	3.3 V DC	VI=3.3V for π14xMx
	DD2 (Q)	1.12	1.40	1.82	mA		VI=0V for $\pi$ 14xMx1
	DD1 (Q)	0.84	1.05	1.36	mA		VI=0V for π14xMx0
	DD2 (Q)	0.84	1.05	1.36	mA	5V <sub>DC</sub>	VI=5V for π14xMx1
	DD1 (Q)	0.87	1.09	1.42	mA		VI=5V for π14xMx0
τ142M3x -	DD2 (Q)	0.87	1.09	1.42	mA		VI=0V for π14xMx1
11421015X	DD1 (Q)	0.83	1.04	1.35	mA		VI=0V for π14xMx0
	DD2 (Q)	0.83	1.04	1.35	mA	3.3V <sub>DC</sub>	VI=3.3V for π14xMx
	DD1 (Q)	0.82	1.02	1.33	mA	J.3VDC	VI=3.3V for π14xMx
	DD2 (Q)	0.82	1.02	1.33	mA		VI=0V for π14xMx1
	DD1 (Q)	0.11	0.13	0.21	mA		VI=0V for π14xMx0
	DD2 (Q)	1.56	2.18	2.93	mA	5V <sub>DC</sub>	VI=5V for π14xMx1
	DD1 (Q)	0.32	0.56	0.79	mA	J VDC	VI=5V for π14xMx0
τ140M6x	DD2 (Q)	1.48	2.00	2.72	mA		VI=0V for π14xMx1
1140IVIOX	DD1 (Q)	0.10	0.12	0.21	mA		VI=0V for π14xMx0
	DD2 (Q)	1.54	2.11	2.85	mA	2 21/-	VI=3.3V for $\pi$ 14xMx
	DD1 (Q)	0.23	0.35	0.49	mA	3.3V <sub>DC</sub>	VI=3.3V for π14xMx
	I <sub>DD2</sub> (Q)	1.42	1.94	2.62	mA		VI=0V for π14xMx1

 $<sup>^{1}</sup>$   $V_{\text{DD}x}$  is the side voltage power supply  $V_{\text{DD}}\text{,}$  where x = 1 or 2.

# **Data Sheet**

Part	Symbol	Min	Tun	Max	Unit	Test	Conditions
Part	Syllibol	IVIIII	Тур	IVIAX	Oilit	Supply voltage	Input signal
	I <sub>DD1</sub> (Q)	0.50	0.63	0.82	mA		VI=0V for π14xMx0
	IDD2 (Q)	1.28	1.60	2.07	mA	5V <sub>DC</sub>	VI=5V for π14xMx1
	I <sub>DD1</sub> (Q)	0.75	0.94	1.22	mA	J JVDC	VI=5V for π14xMx0
π141M6x	IDD2 (Q)	1.17	1.47	1.91	mA		VI=0V for π14xMx1
#141MOX	DD1 (Q)	0.48	0.60	0.78	mA		VI=0V for π14xMx0
	I <sub>DD2</sub> (Q)	1.24	1.55	2.01	mA	3.3V <sub>DC</sub>	VI=3.3V for π14xMx1
	DD1 (Q)	0.61	0.77	1.00	mA	3.5VDC	VI=3.3V for π14xMx0
	IDD2 (Q)	1.13	1.42	1.84	mA		VI=0V for π14xMx1
	DD1 (Q)	0.89	1.12	1.46	mA		VI=0V for π14xMx0
	<b>I</b> DD2 (Q)	0.89	1.12	1.46	mA	- 5V <sub>DC</sub>	VI=5V for π14xMx1
	IDD1 (Q)	1.00	1.25	1.63	mA	3,000	VI=5V for π14xMx0
π142M6x	DD2 (Q)	1.00	1.25	1.63	mA		VI=0V for π14xMx1
1142IVIOX	DD1 (Q)	0.86	1.08	1.41	mA		VI=0V for π14xMx0
	I <sub>DD2</sub> (Q)	0.86	1.08	1.41	mA	3.3V <sub>DC</sub>	VI=3.3V for π14xMx1
	DD1 (Q)	0.89	1.12	1.45	mA	3.5000	VI=3.3V for π14xMx0
	IDD2 (Q)	0.89	1.12	1.45	mA		VI=0V for π14xMx1

Table 12.Total Supply Current vs. Data Throughput (CL = 0 pF)

 $V_{DD1}$  -  $V_{GND1}$  =  $V_{DD2}$  -  $V_{GND2}$  = 3.3 $V_{DC}$ ±10% or 5 $V_{DC}$ ±10%,  $T_A$ =25°C,  $C_L$  = 0 pF, unless otherwise noted.

Part	Symbol	150 Kbps				1 Mbps		10 Mbps		Unit	Supply
Part	Symbol	Min	Тур	Max	Min	Тур	Max	Min Typ	Max	Unit	voltage
	I <sub>DD1</sub>		0.28	0.42		0.30	0.45	0.48	0.72	mA	5V <sub>DC</sub>
-1.400.42	I <sub>DD2</sub>		1.90	2.85		2.04	3.06	3.52	5.28	l ma	3 V DC
π140M3x	I <sub>DD1</sub>		0.22	0.33		0.24	0.36	0.36	0.54	A	2 21/
	I <sub>DD2</sub>		1.86	2.79		1.94	2.91	2.86	4.29	mA	3.3V <sub>DC</sub>
	I <sub>DD1</sub>		0.68	1.02		0.73	1.10	1.21	1.82	mA	EV.
π141M3x	I <sub>DD2</sub>		1.49	2.24		1.60	2.40	2.73	4.10	IIIA	5V <sub>DC</sub>
1141IVI3X	I <sub>DD1</sub>		0.63	0.95		0.66	0.99	0.95	1.43	mA	3.3V <sub>DC</sub>
	I <sub>DD2</sub>		1.45	2.18		1.51	2.27	2.20	3.30	111/4	3.3VDC
	I <sub>DD1</sub>		1.08	1.62		1.16	1.74	1.94	2.91	mA	5V <sub>DC</sub>
π142M3x	I <sub>DD2</sub>		1.08	1.62		1.16	1.74	1.94	2.91	l IIIA	3400
1142IVI3X	I <sub>DD1</sub>		1.04	1.56		1.08	1.62	1.54	2.31	mA	3.3V <sub>DC</sub>
	I <sub>DD2</sub>		1.04	1.56		1.08	1.62	1.54	2.31		3.3 4 00
	I <sub>DD1</sub>		0.36	0.54		0.39	0.59	1.00	1.49	4	5V <sub>DC</sub>
π140M6x	I <sub>DD2</sub>		2.11	3.16		2.26	3.39	3.83	5.74	mA	5 V <sub>DC</sub>
M140IVIOX	I <sub>DD1</sub>		0.24	0.36		0.27	0.41	0.61	0.91	m 1	3.3V <sub>DC</sub>
	I <sub>DD2</sub>		2.04	3.06		2.13	3.20	3.12	4.68	mA	3.3 V <sub>DC</sub>
	I <sub>DD1</sub>		0.77	1.16		0.87	1.30	1.78	2.67	^	F)/
π141M6x	I <sub>DD2</sub>		1.60	2.41		1.73	2.60	3.03	4.55	mA	5V <sub>DC</sub>
M141IVIOX	I <sub>DD1</sub>		0.67	1.01		0.73	1.09	1.30	1.95	m A	2 21/
	I <sub>DD2</sub>		1.52	2.28		1.61	2.41	2.45	3.67	mA	3.3V <sub>DC</sub>
	I <sub>DD1</sub>		1.12	1.68		1.32	1.98	2.46	3.69	m A	EV-
π142M6x	I <sub>DD2</sub>		1.12	1.68		1.32	1.98	2.46	3.69	mA	5V <sub>DC</sub>
	I <sub>DD1</sub>		1.08	1.62		1.18	1.77	1.90	2.85	mA	3.3V <sub>DC</sub>

Part	Symbol	150 Kbps			1 Mbps			10 Mbps			Supply	
rait		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	voltage
	I <sub>DD2</sub>		1.08	1.62		1.18	1.77		1.90	2.85		

### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

**Table 13.Insulation Specifications** 

Parameter	Cumhal	Value		Unit	Test Conditions/Comments
Parameter	Symbol	π14xM3x	π14xM6x	Unit	rest conditions/comments
Rated Dielectric Insulation Voltage		3000	5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (CLR)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)	nal Gap (Internal		≥21	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	>400	V	DIN EN 60112 (VDE 0303-11):2010-05
Material Group		II	II		IEC 60112:2003 + A1:2009

### **PACKAGE CHARACTERISTICS**

Table 14.Package Characteristics

Parameter	Symbol	Typical Value		Unit	Test Conditions/Comments	
raiailletei	Syllibol	π14xM3x	π14 <b>x</b> M6x	Ollit	rest conditions/ comments	
Resistance (Input to Output) <sup>1</sup>	Rio	10 11	10 11	Ω		
Capacitance (Input to Output) <sup>1</sup>	Cio	1.5	1.5	pF	@1MHz	
Input Capacitance <sup>2</sup>	Cı	3	3	рF	@1MHz	
IC Junction to Ambient Thermal	θЈΑ	100	45	°C/W	Thermocouple located at center of package	
Resistance	O JA	100	45	C/VV	underside	

Notes:

### **REGULATORY INFORMATION**

See Table 15 for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 15.Regulatory

Regulatory	π14xM3x	π14xM6x		
	Recognized under UL 1577	Recognized under UL 1577		
UL	Component Recognition Program <sup>1</sup>	Component Recognition Program <sup>1</sup>		
OL	Single Protection, 3000 V rms Isolation Voltage	Single Protection, 5000 V rms Isolation Voltage		
	File (E494497)	File (E494497)		
	DIN VDE V 0884-11:2017-01 <sup>2</sup>	DIN VDE V 0884-11:2017-01 <sup>2</sup>		
VDE	Basic insulation, V <sub>IORM</sub> = 565V peak, V <sub>IOSM</sub> = 3615 V peak	Basic insulation, V <sub>IORM</sub> = 1200 V peak, V <sub>IOSM</sub> = 5000 V peak		
	File (40053041)	File (40052896)		
	Certified under CQC11-471543-2012 and GB4943.1-2011	Certified under CQC11-471543-2012 and GB4943.1-2011		
	Basic insulation at 500 V rms (707 V peak) working voltage	Basic insulation at 845V rms (1200V peak) working voltage		
cqc	Reinforced insulation at 250 V rms (353 V peak)	Reinforced insulation at 422V rms (600V peak)		
	NB SOIC-16 File (CQC20001260212)	WD COLC 15 Eil- (CO COOO1250250)		
	SSOP16 File (CQC20001260213)	WB SOIC-16 File (CQC20001260258)		

Notes

<sup>&</sup>lt;sup>1</sup>The device is considered a 2-terminal device; Short-circuit all terminals on the VDD1 side as one terminal, and short-circuit all terminals on the VDD2 side as the other terminal.

<sup>&</sup>lt;sup>2</sup>Testing from the input signal pin to ground.

¹ In accordance with UL 1577, each  $\pi$ 140M3x/ $\pi$ 141M3x/ $\pi$ 142M3x is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each  $\pi$ 140M6x/ $\pi$ 141M6x/ $\pi$ 142M6x is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec

### DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS


Table 16.VDE Insulation Characteristics

Description	Tost Conditions/Comments	Cumbal	Charac	teristic	Unit
Description	Test Conditions/Comments	Symbol	π14xM3x	π14xM6x	Unit
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage ≤ 150 V rms			I to IV	I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 400 V rms			I to III	I to III	
Climatic Classification			40/105/21	40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum repetitive peak isolation voltage		Viorm	565	1200	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd</sub> (m)	848	1800	V peak
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.3 = V_{pd (m)}, t_{ini} = 60 \text{ sec}, t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	735	1560	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd</sub> (m)	678	1440	V peak
Highest Allowable Overvoltage		VIOTM	4200	7071	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2/50 μs combination wave, VTEST = 1.3 × VIOSM (qualification) <sup>1</sup>	Viosm	3615	5000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see <i>Figure 6</i> )				
Maximum Safety Temperature		Ts	150	150	°C
Maximum Power Dissipation at 25°C		Ps	1.67	2.78	W
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	Rs	>109	>109	Ω

Notes:


<sup>1</sup>In accordance with DIN V VDE V 0884-11,  $\pi$ 1xxx3x is proof tested by applying a surge isolation voltage 4700 V,  $\pi$ 1xxx6x is proof tested by applying a surge isolation voltage 6500 V.

### Typical Thermal Characteristic



 $Figure~6. Thermal~Derating~Curve,~Dependence~of~Safety~Limiting~Values~with~Ambient~Temperature~per~VDE~(left:~\pi14xM3x;~right:~\pi14xM6x)$ 

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-11, each  $\pi$ 140M3x/ $\pi$ 141M3x/ $\pi$ 142M3x is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial discharge detection limit = 5 pC); each  $\pi$ 140M6x/ $\pi$ 141M6x/ $\pi$ 142M6x is proof tested by ≥ 1800V peak for 1 sec.






Figure 7.UVLO vs. Free-Air Temperature

Figure  $8.\pi14xM3x$  Propagation Delay Time vs. Free-Air Temperature




Figure  $9.\pi14xM6x$  Propagation Delay Time vs. Free-Air Temperature

### Timing test information





Figure 10.Transition time waveform measurement

Figure 11. Propagation delay time waveform measurement







Figure 13. t<sub>PZL</sub>/t<sub>PLZ</sub> measurement waveform








Figure 15.  $t_{PZH}/t_{PHZ}$  measurement waveform

### **APPLICATIONS INFORMATION**

### **OVERVIEW**

The  $\pi 1 \times \times \times \times \times$  are 2PaiSemi digital isolators product family based on 2PaiSEMI unique *iDivider*® technology. Intelligent voltage **Divider** technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, *iDivider*® is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced anti-interference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative  $iDivider^{\otimes}$  design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The  $\pi1xxxxx$  isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The  $\pi 14$ xMxx are the outstanding 10Mbps quad-channel digital isolators with the enhanced ESD capability, the devices transmit data across an isolation barrier by layers of silicon dioxide isolation.

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V, and 5 V logic. The  $\pi14\text{xM}xx$  have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the fail-safe output state of low or high.

### **PCB LAYOUT**

The low-ESR ceramic bypass capacitors must be connected between  $V_{DD1}$  and  $GND_1$  and between  $V_{DD2}$  and  $GND_2$ . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1  $\mu F$  and 10  $\mu F$ . The user may also include resistors (50–300  $\Omega)$  in series with the inputs and outputs if the system is excessively noisy, or in order to enhance the anti ESD ability of the system.




Figure 16.Recommended Printed Circuit Board Layout

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias. To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.

### JITTER MEASUREMENT

The eye diagram shown in the figure below provides the jitter measurement result for the  $\pi14\text{x}\text{M}\text{x}\text{x}$ . The Keysight 81160A pulse function arbitrary generator works as the data source for the  $\pi14\text{x}\text{M}\text{x}\text{x}$ , which generates 10Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the  $\pi14\text{x}\text{M}\text{x}\text{x}$  output waveform and recoveries the eye diagram with the SDA tools and eye diagram analysis tools. The result shows a typical measurement jitter data.




Figure 17.π14xMxx **Eye Diagram** 

### **CMTI MEASUREMENT**

To measure the Common-Mode Transient Immunity (CMTI) of  $\pi 1xxxxx$  isolator under specified common-mode pulse magnitude (VCM) and specified slew rate of the common-mode pulse (dVCM/dt) and other specified test or ambient conditions, The common-mode pulse generator (G1) will be capable of providing fast rise and fall pulses of specified magnitude and duration of the common-mode pulse (VCM), such that the maximum common-mode slew rates (dVCM/dt) can be applied to  $\pi 1xxxxx$  isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of  $\pi 1xxxxx$  isolator, and shall be capable of providing positive transients as well as negative transients.





Figure 18.Common-mode transient immunity (CMTI) measurement

## **OUTLINE DIMENSIONS**






Figure 20.16-Lead Wide Body Outline Package [WB SOIC-16] –dimension unit(mm)




Figure 21.16-Lead SSOP Outline Package [SSOP-16]

0°

8°

8°

## **Land Patterns**

16-Lead Narrow Body SOIC [NB SOIC-16]

θ

0°

The Figure below illustrates the recommended land pattern details for the  $\pi1xxxxx$  in a 16-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 22.16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern

Table 17. 16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern Dimensions

ie 17. 10 tead Nation Body 3016 [NB 3016 10] tand 1 determ billionis								
	Dimension	Feature	Parameter	Unit				
	C1	Pad column spacing	5.40	mm				
	Е	Pad row pitch	1.27	mm				
	X1 Pad width		0.60	mm				
Г	Y1	Pad length	1.55	mm				

Note:

1. This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

### 16-Lead wide Body SOIC [WB SOIC-16]

The figure below illustrates the recommended land pattern details for the  $\pi 1xxxxx$  in a 16-pin wide-body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 23.16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern

Table 18. 16-Lead Wide Body SOIC Land Pattern Dimensions

•			
Dimension	Feature	Parameter	Unit
C1	Pad column spacing	9.40	mm
E	Pad row pitch	1.27	mm
X1	X1 Pad width		mm
Y1	Pad length	1.90	mm

#### Note:

1. This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

### 16-Lead SSOP

The figure below illustrates the recommended land pattern details for the  $\pi 1xxxxx$  in a 16-Lead SSOP package. The table lists the values for the dimensions shown in the illustration.




Figure 24. 16-Lead SSOP Land Pattern

Table 19. 16-Lead SSOP Land Pattern Dimensions

-					
	Dimension	Feature	Parameter	Unit	
	C1	Pad column spacing	5.40	mm	
	E	Pad row pitch	0.635	mm	
	X1			mm	
	Y1	Pad length	1.55	mm	

### Note:

1.This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

# Top Marking




Line 1	πXXXXXX=Product name
	YY = Work Year
Line 2	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXXX, no special meaning

Figure 25. Top Marking

## **REEL INFORMATION**


16-Lead Narrow Body SOIC [NB SOIC-16]




Note: The Pin 1 of the chip is in the quadrant Q1


 $\label{eq:solc-16} \textit{Figure 26.16-Lead Narrow Body SOIC [NB SOIC-16] Reel Information-\textit{dimension unit(mm)}}$ 

16-Lead Wide Body SOIC [WB SOIC-16]





		Items	Size(mm)
Items	Size(mm)	W	16.00±0.30
E	1.75±0.10	Р	12.00+0.10
F	7.50±0.05	A0	10.90±0.10
P2	2.00±0.05	BO	10.80±0.10
D	1.55±0.05	КО	3.00±0.10
D1	1.5±0.10	t	0.30±0.05
P0	4.00±0.10	K1	2.70±0.10
10P0	40.00±0.20	θ	5° TYP



Note: The Pin 1of the chip is in the quadrant Q1

Figure 27.16-Lead Wide Body SOIC [WB SOIC-16] Reel Information

### 16-Lead SSOP




Figure 28. 16-Lead SSOP [SSOP-16] Reel Information—dimension unit(mm)

## **ORDERING GUIDE**

Table 20. Ordering guide


Model Name <sup>1</sup>	Temperature Range	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Isolation Rating (kV rms)	Fail-Safe Output State	Package	MSL Peak Temp <sup>2</sup>	MOQ/ Quantity per reel <sup>3</sup>
π140M31	-40 to 125°C	4	0	3	High	NB SOIC-16	Level-2-260C-1 YEAR	2500
$\pi$ 140M30	−40 to 125°C	4	0	3	Low	NB SOIC-16	Level-2-260C-1 YEAR	2500
π141M31	−40 to 125°C	3	1	3	High	NB SOIC-16	Level-2-260C-1 YEAR	2500
$\pi$ 141M30	−40 to 125°C	3	1	3	Low	NB SOIC-16	Level-2-260C-1 YEAR	2500
π142M31	-40 to 125°C	2	2	3	High	NB SOIC-16	Level-2-260C-1 YEAR	2500
$\pi$ 142M30	−40 to 125°C	2	2	3	Low	NB SOIC-16	Level-2-260C-1 YEAR	2500
π140M61	−40 to 125°C	4	0	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
$\pi$ 140M60	−40 to 125°C	4	0	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π141M61	−40 to 125°C	3	1	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
$\pi$ 141M60	−40 to 125°C	3	1	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π142M61	–40 to 125°C	2	2	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
$\pi$ 142M60	−40 to 125°C	2	2	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
$\pi$ 140M31S	−40 to 125°C	4	0	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π140M30S	−40 to 125°C	4	0	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000
π141M31S	−40 to 125°C	3	1	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π141M30S	−40 to 125°C	3	1	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000
π142M31S	-40 to 125°C	2	2	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π142M30S	–40 to 125°C	2	2	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000

<sup>&</sup>lt;sup>1.</sup> Pai1xxxxx is equals to  $\pi$ 1xxxxx in the customer BOM.

<sup>&</sup>lt;sup>2</sup>· MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>&</sup>lt;sup>3.</sup> MOQ, minimum ordering quantity.

### PART NUMBER NAMED RULE



Notes:

Pai1xxxxx is equals to  $\pi$ 1xxxxx in the customer BOM

Figure 29. Part number named rule

## **IMPORTANT NOTICE AND DISCLAIMER**

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681

2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

## **REVISION HISTORY**

Revision	Date	Page	Change Record
1.0	2018/09/17	All	Initial version
1.1	2018/11/28	P11	Changed the recommended bypass capacitor value.
1.2	2019/09/08	Page1	Changed the contact address.  Add <i>iDivider</i> technology description in General Description.  Changed propagation delay time, CMTI and HBM ESD.  Added WB SOIC-16 Lead information.
1.3	2019/12/20	Page1,11,14	Changed description of $\pi$ 1xxx6x.
1.4	2020/02/16	Page1	Changed propagation delay time.
1.5	2020/02/25	Page5	Changed Pulse Width Distortion.
1.6	2020/03/16	Page6	Changed VDDx Undervoltage Threshold and Regulatory Information.  Added information of Land Patterns and Top Marking
1.7	2020/04/16	Page12	Optimize description and format to make it consistent with the Chinese version.
1.8	2021/05/17	Page 1,5~10	Changed Regulatory Information. Added propagation delay time and supply current of $\pi 1xxM6x$ .
1.9	2021/12/06	Page 6,12, 17,18	Added Enable and Disable propagation delay time. Changed Top Marking Information. Changed MSL Peak Temp.

