

Self-Contained **Audio Preamplifier**

SSM2017

FEATURES

Excellent Noise Performance: 950 pV/VHz or 1.5 dB

Noise Figure

Ultralow THD: < 0.01% @ G = 100 Over the Full Audio

Band

Wide Bandwidth: 1 MHz @ G = 100

High Slew Rate: 17 V/ μ s typ

Unity Gain Stable True Differential Inputs Subaudio 1/f Noise Comer

8-Pin Mini-DIP with Only One External Component

Required Very Low Cost

Extended Temperature Range: -40°C to +85°C

APPLICATIONS
Audio Mix Consoles
Intercom/Paging Systems
Two-Way Radio
Sonar
Digital Audio Systems


GENERAL DESCRIPTION

The SSM 2017 is a latest generation audio preamplifier combining SSM preamplifier design expertise with advanced processing. The result is excellent audio performance from a self-contained 8-pin mini-DIP device, requiring only one external gain set resistor or potentiometer. The SSM 2017 is further enhanced by its unity gain stability.

K ey specifications include ultralow noise (1.5 dB noise figure) and T H D (<0.01% at G = 100), complemented by wide bandwidth and high slew rate.


Applications for this low cost device include microphone preamplifiers and bus summing amplifiers in professional and consumer audio equipment, sonar, and other applications requiring a low noise instrumentation amplifier with high gain capability.

FUNCTIONAL BLOCK DIAGRAM




PIN CONNECTIONS

Epoxy Mini-DIP (P Suffix)



16-Pin Wide Body SOL (S Suffix)



SSM2017- SPECIFICATIONS $(V_S = \pm 15 \text{ V and } -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical specifications apply at } T_A = +25^{\circ}\text{C}.)$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
DISTORTION PERFORMANCE Total Harmonic Distortion Plus Noise	T H D +N	$T_A = +25^{\circ}C$ $V_O = 7 \text{ V rms}$ $R_L = 5 \text{ k}\Omega$ G = 1000, f = 1 kHz G = 100, f = 1 kHz G = 10, f = 1 kHz G = 1, f = 1 kHz		0.012 0.005 0.004 0.008		% % % %
NOISE PERFORMANCE Input Referred Voltage Noise Density	e _n	f = 1 kHz, G = 1000 f = 1 kHz; G = 100 f = 1 kHz; G = 10 f = 1 kHz; G = 1		0.95 1.95 11.83 107.14		nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Input Current Noise Density	I _n	f = 1 kH z, G = 1000		2		pA/√Hz
DYNAMIC RESPONSE Slew Rate	SR	G = 10 $R_L = 4.7 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $T_A = +25 ^{\circ}\text{C}$	10	17		V/µs
Small Signal Bandwidth	BW _{-3 dB}	G = 1000 G = 100 G = 10 G = 1		200 1000 2000 4000		kH z kH z kH z kH z
IN PUT Input Offset Voltage Input Bias Current Input Offset Current Common-Mode Rejection	V _{IOS} I _B IOS C M R	$V_{CM} = 0 V$ $V_{CM} = 0 V$ $V_{CM} = \pm 8 V$		0.1 6 ±0.002	1.2 25 ±2.5	mV μΑ μΑ
Power Supply Rejection Input Voltage Range Input Resistance	PSR IVR R _{IN}	G = 1000 G = 100 G = 10 $G = 1, T_A = +25^{\circ}C$ $G = 1, T_A = -40^{\circ}C$ to $+85^{\circ}C$ $V_S = \pm 6 \text{ V to } \pm 18 \text{ V}$ G = 1000 G = 100 G = 10 G = 1 Differential, $G = 1000$ G = 1 Common Mode, $G = 1000$ G = 1	80 60 40 26 20 80 60 40 26 ±8	112 92 74 54 54 118 101 82 1 30 5.3 7.1		dB dB dB dB dB dB dB dB dB M Ω M Ω M Ω
OUTPUT Output Voltage Swing Output Offset Voltage Minimum Resistive Load Drive	V _o V _{oos}	$R_L = 2 k\Omega; T_A = +25 ^{\circ}C$ $T_A = +25 ^{\circ}C$ $T_A = -40 ^{\circ}C \text{ to } +85 ^{\circ}C$	±11.0	±12.3 -40 2 4.7	500	V mV kΩ kΩ
M aximum Capacitive Load Drive Short Circuit Current Limit Output Short Circuit Duration	I _{sc}	Output-to-G round Short		50 ±50	10	pF mA sec
GAIN Gain Accuracy	$R_G = \frac{10 \text{ k}\Omega}{G - 1}$	$T_A = +25^{\circ}C$ $R_G = 10 \Omega, G = 1000$ $R_G = 101 \Omega, G = 100$ $R_G = 1.1 k\Omega, G = 10$ $R_G = \infty, G = 1$		0.25 0.20 0.20 0.05	1 1 1 0.5	dB dB dB dB
M aximum Gain	G	, 5 - 1		70	0.5	dB
REFERENCE INPUT Input Resistance Voltage Range Gain to Output				10 ±8 1		kΩ V V/V
POWER SUPPLY Supply Voltage Range Supply Current	V _S	$V_{CM} = 0 V, R_{L} = \infty$	±6	±10.6	±22 ±14.0	V mA

-2-

Specifications subject to change without notice.

Typical Performance Characteristics




Figure 1. Typical THD+Noise* at G = 1, 10, 100, 1000; $V_O = 7 V_{RMS}$, $V_S = \pm 15 V$, $R_L = 5 k\Omega$; $T_A = +25^{\circ}C$

*80 kH z low-pass filter used for Figures 1-2.




Figure 2. Typical THD+Noise * at G = 2, 10, 100, 1000; $V_O = 10 \ V_{RMS}$, $V_S = \pm 18 \ V$, $R_L = 5 \ k\Omega$; $T_A = +25^{\circ}C$

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	٧
Input Voltage Supply Voltage	
Output Short Circuit Duration 10 se	ec
Storage T emperature Range (P, Z Packages) -65°C to +150°	Ċ
Junction T emperature (T_1) 65°C to +150°	Ċ
Lead Temperature Range (Soldering, 60 sec) 300°	ď
Operating Temperature Range40°C to +85°	Ċ
Thermal Resistance*	
8-Pin Hermetic DIP (Z): $\theta_{ A} = 134$; $\theta_{ C} = 12 \dots $ °C/V	Ν
8-Pin Plastic DIP (P): $\theta_{ A} = 96$; $\theta_{ C} = 37 \dots $ $^{\circ}$ $^{\circ}$ /V	Ν
16-Pin SOIC (S): $\theta_{jA} = 92$; $\theta_{jC} = 27 \dots $ °C/V	

^{*} θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for cerdip and plastic DIP; θ_{JA} is specified for device soldered to printed circuit board for SOL package.

ORDERING GUIDE

Temperature		Package	Package	
Model Range*		Description	Option	
SSM 2017P	-40°C to +85°C	8-Pin Plastic DIP	N-8	
SSM 2017S	-40°C to +85°C	16-Lead SOL	R-16	
SSM 2017S-REEL	-40°C to +85°C	16-Lead SOL	R-16	

^{*}XIND = -40°C to +85°C.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the SSM 2017 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. B -3-




Figure 3. Voltage Noise Density vs. Frequency




Figure 4. RTI Voltage Noise Density vs. Gain




Figure 5. Output Impedance vs. Frequency




Figure 6. Maximum Output Swing vs. Frequency




Figure 7. Maximum Output Voltage vs. Load Resistance




Figure 8. Input Voltage Range vs. Supply Voltage




Figure 9. Output Voltage Range vs. Supply Voltage




Figure 10. CMRR vs. Frequency




Figure 11. +PSRR vs. Frequency

-4- REV. B




Figure 12. -PSRR vs. Frequency




Figure 13. V_{IOS} vs. Temperature




Figure 14. V_{IOS} vs. Supply Voltage




Figure 15. V_{OOS} vs. Temperature




Figure 16. V_{OOS} vs. Supply Voltage




Figure 17. I_B vs. Temperature




Figure 18. I_B vs. Supply Voltage




Figure 19. I_{SY} vs. Temperature





Figure 20. I_{SY} vs.Supply Voltage

REV. B -5-



$$G = \frac{V_{OUT}}{(Hn) - (In)} = \boxed{\frac{10 \, k\Omega}{R_G}} + 1$$

Basic Circuit Connections

GAIN

The SSM 2017 only requires a single external resistor to set the voltage gain. The voltage gain, G, is:

$$G = \frac{10 \, k\Omega}{R_G} + 1$$

and

$$R_G = \frac{10 k\Omega}{G-1}$$

For convenience, T able I lists various values of $R_{\text{\scriptsize G}}$ for common gain levels.

Table I. Values of R_G for Various Gain Levels

A _V	dB	R _G
1	0	NC
3.2	10	4.7k
10	20	1.1k
31.3	30	330
100	40	100
314	50	32
1000	60	10

The voltage gain can range from 1 to 3500. A gain set resistor is not required for unity gain applications. Metal-film or wirewound resistors are recommended for best results.

The total gain accuracy of the SSM 2017 is determined by the tolerance of the external gain set resistor, R_G , combined with the gain equation accuracy of the SSM 2017. Total gain drift combines the mismatch of the external gain set resistor drift with that of the internal resistors (20 ppm/ $^{\circ}$ C typ).

Bandwidth of the SSM 2017 is relatively independent of gain as shown in Figure 21. For a voltage gain of 1000, the SSM 2017 has a small-signal bandwidth of 200 kHz. At unity gain, the bandwidth of the SSM 2017 exceeds 4 MHz.




Figure 21. Bandwidth of the SSM 2017 for Various Values of Gain

NOISE PERFORMANCE

The SSM 2017 is a very low noise audio preamplifier exhibiting a typical voltage noise density of only 1 nV/ $\sqrt{\rm Hz}$ at 1 kH z. The exceptionally low noise characteristics of the SSM 2017 are in part achieved by operating the input transistors at high collector currents since the voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. As a result, the outstanding voltage noise performance of the SSM 2017 is obtained at the expense of current noise performance. At low preamplifier gains, the effect of the SSM 2017's voltage and current noise is insignificant.

The total noise of an audio preamplifier channel can be calculate by:

$$E_n = \sqrt{e_n^2 + (i_n R_S)^2 + e_t^2}$$

where:

 E_n = total input referred noise

e_n = amplifier voltage noise

i_n = amplifier current noise

 R_S = source resistance

e = source resistance thermal noise.

For a microphone preamplifier, using a typical microphone impedance of 150 Ω the total input referred noise is:

 $e_n = 1 \text{ nV}/\sqrt{\text{Hz}}$ @ 1 kHz, SSM 2017 e_n

 $i_n = 2 pA/\sqrt{Hz}$ @ 1 kHz, SSM 2017 i_n

 $R_S = 150 \Omega$, microphone source impedance

 $e_t = 1.6 \text{ nV}/\sqrt{\text{Hz}} @ 1 \text{ kHz}$, microphone thermal noise

E_n =
$$\sqrt{(1 \text{ nV } \sqrt{Hz})^2 + 2 (\text{pA} / \sqrt{Hz} \times 150 \Omega)^2 + (1.6 \text{ nV} / \sqrt{Hz})^2}$$


= 1.93 nV / \sqrt{Hz} @ 1 kH z.


T his total noise is extremely low and makes the SSM 2017 virtually transparent to the user.


-6- REV. B


INPUTS

The SSM 2017 has protection diodes across the base emitter junctions of the input transistors. These prevent accidental avalanche breakdown which could seriously degrade noise performance. Additional clamp diodes are also provided to prevent the inputs from being forced too far beyond the supplies.









c. True Differential

Figure 22. Three Ways of Interfacing Transducers for High Noise Immunity

Although the SSM 2017's inputs are fully floating, care must be exercised to ensure that both inputs have a dc bias connection capable of maintaining them within the input common-mode range. The usual method of achieving this is to ground one side of the transducer as in Figure 22a, but an alternative way is to float the transducer and use two resistors to set the bias point as in Figure 22b. The value of these resistors can be up to $10~k\Omega$, but they should be kept as small as possible to limit common-mode pickup. Noise contribution by resistors themselves is negligible since it is attenuated by the transducer's impedance. Balanced transducers give the best noise immunity and interface directly as in Figure 22c.

REFERENCE TERMINAL

The output signal is specified with respect to the reference terminal, which is normally connected to analog ground. The reference may also be used for offset correction or level shifting. A reference source resistance will reduce the common-mode rejection by the ratio of 5 k Ω/R_{REF} . If the reference source resistance is 1 Ω , then the C M R will be reduced to 74 dB (5 k Ω /1 Ω = 74 dB).

COMMON-MODE REJECTION

Ideally, a microphone preamplifier responds only to the difference between the two input signals and rejects common-mode voltages and noise. In practice, there is a small change in output voltage when both inputs experience the same common-mode voltage change; the ratio of these voltages is called the common-mode gain. Common-mode rejection (CMR) is the logarithm of the ratio of differential-mode gain to common-mode gain, expressed in dB.

PHANTOM POWERING

A typical phantom microphone powering circuit is shown in Figure 23. Z_1 through Z_4 provide transient overvoltage protection for the SSM 2017 whenever microphones are plugged in or unplugged.




Figure 23. SSM 2017 in Phantom Powered Microphone Circuit

REV. B -7-

BUS SUMMING AMPLIFIER

In addition to is use as a microphone preamplifier, the SSM 2017 can be used as a very low noise summing amplifier. Such a circuit is particularly useful when many medium impedance outputs are summed together to produce a high effective noise gain.

The principle of the summing amplifier is to ground the SSM 2017 inputs. Under these conditions, Pins 1 and 8 are ac virtual grounds sitting about 0.55 V below ground.

To remove the 0.55 V offset, the circuit of Figure 24 is recommended.

 A_2 forms a "servo" amplifier feeding the SSM 2017's inputs. This places Pins I and 8 at a true dc virtual ground. R4 in conjunction with C2 remove the voltage noise of A_2 , and in fact just about any operational amplifier will work well here since it is removed from the signal path. If the dc offset at Pins I and 8 is not too critical, then the servo loop can be replaced by the diode biasing scheme of Figure 24. If ac coupling is used throughout, then Pins 2 and 3 may be directly grounded.





Figure 24. Bus Summing Amplifier


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Pin Plastic DIP (P) Package



8-Pin Hermetic DIP (Z) Package



16-Pin SOIC (S) Package



-8- REV. B