

Low Noise, Low Drift Single-Supply Operational Amplifiers

OP113/OP213/OP413

FEATURES

Single- or Dual-Supply Operation Low Noise: 4.7 nV/ $\sqrt{\text{Hz}}$ @ 1 kHz Wide Bandwidth: 3.4 MHz Low Offset Voltage: 100 μ V Very Low Drift: 0.2 μ V/°C Unity Gain Stable No Phase Reversal

APPLICATIONS
Digital Scales
Multimedia
Strain Gages
Battery-Powered Instrumentation
Temperature Transducer Amplifier

GENERAL DESCRIPTION

The OP113 family of single supply operational amplifiers features both low noise and drift. It has been designed for systems with internal calibration. Often these processor-based systems are capable of calibrating corrections for offset and gain, but they cannot correct for temperature drifts and noise. Optimized for these parameters, the OP113 family can be used to take advantage of superior analog performance combined with digital correction. M any systems using internal calibration operate from unipolar supplies, usually either 5 V or 12 V. The OP113 family is designed to operate from single supplies from 4 V to 36 V, and to maintain its low noise and precision performance.


The OP113 family is unity gain stable and has a typical gain bandwidth product of 3.4 MHz. Slew rate is in excess of $1\,V/\mu s$. Noise density is a very low 4.7 nV/ $\overline{\rm Hz}$, and noise in the 0.1 Hz to 10 Hz band is 120 nV p-p. Input offset voltage is guaranteed and offset drift is guaranteed to be less than 0.8 $\mu V/^{\circ} C$. Input common-mode range includes the negative supply and to within 1 V of the positive supply over the full supply range. Phase reversal protection is designed into the OP113 family for cases where input voltage range is exceeded. Output voltage swings also include the negative supply and go to within 1 V of the positive rail. The output is capable of sinking and sourcing current throughout its range and is specified with 600 Ω loads.

Digital scales and other strain gage applications benefit from the very low noise and low drift of the OP113 family. Other applications include use as a buffer or amplifier for both A/D and D/A sigma-delta converters. Often these converters have high resolutions requiring the lowest noise amplifier to utilize their full potential. M any of these converters operate in either single supply or low supply voltage systems, and attaining the greater signal swing possible increases system performance.


PIN CONNECTIONS

8-Lead Narrow-Body SO


8-Lead Plastic DIP



8-Lead Narrow-Body SO




8-Lead Plastic DIP



14-Lead Plastic DIP

16-Lead Wide-Body SO



The OP113 family is specified for single 5 V and dual \pm 15 V operation over the XIND — extended industrial (-40°C to +85°C) temperature range. They are available in plastic and SOIC surface mount packages.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002

OP113/OP213/OP413- SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted.

Parameter	Symbol	Conditions	Min	E Grade Typ	Max	Min	F Grade	e Max	Unit
INPUT CHARACTERISTICS	Syllibol	Conditions	MIIII	ı yp	Max	141111	ТУР	Max	OTHE
Offset Voltage	Vos	OP113 $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ OP213 $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ OP413			75 125 100 150 125			150 225 250 325 275	μV μV μV μV μV
Input Bias Current	I _B	$-40^{\circ}C \le T_A \le +85^{\circ}C$ $V_{CM} = 0 V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$		240	175 600 700			350 600 700	μV nA nA
Input Offset Current	Ios	$V_{CM} = 0 V$ -40°C \le T_A \le +85°C			50			50	
Input Voltage Range Common-Mode Rejection	V _{CM} CMR	$-15 \text{ V} \le \text{V}_{\text{CM}} \le +14 \text{ V}$ $-15 \text{ V} \le \text{V}_{\text{CM}} \le +14 \text{ V}$	-15 100	116	+14	-15 96		+14	nA V dB
L arge Signal Voltage Gain	A _{VO}	$-13 \text{ V} \leq \text{V}_{CM} \leq +14 \text{ V},$ $-40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C}$ OP113, OP213, $\text{R}_{L} = 600 \Omega,$	97	116		94			dB
		$-40^{\circ}\text{C} \leq \text{T}_{A} \leq +85^{\circ}\text{C}$	1	2.4		1			V/μV
		OP413, $R_L = 1 k\Omega$, -40°C $\leq T_A \leq +85$ °C	1	2.4		1			V/μV
		$R_L = 2 k\Omega$, -40°C $\leq T_A \leq +85$ °C	2	8		2			 V/μV
Long-Term Offset Voltage ¹ Offset Voltage Drift ²	$V_{OS} \Delta V_{OS}/\Delta T$	N ote 1 N ote 2		0.2	150 0.8			300 1.5	μV μV/°C
OUTPUT CHARACTERISTICS Output Voltage Swing High	V _{OH}	$R_{L} = 2 k\Omega$ $R_{L} = 2 k\Omega,$ $-40^{\circ}C \le T_{A} \le +85^{\circ}C$	14 13.9		14.5	14 13.9		14.5	V
Output Voltage Swing Low	V _{OL}	$R_L = 2 k\Omega$ $R_L = 2 k\Omega$, $-40^{\circ}C \le T_A \le +85^{\circ}C$			-14.5 -14.5			-14.5 -14.5	V
Short Circuit Limit	I _{SC}	,		±40			±40		mA
POWER SUPPLY Power Supply Rejection Ratio	PSRR	$V_S = \pm 2 \text{ V to } \pm 18 \text{ V}$ $V_S = \pm 2 \text{ V to } \pm 18 \text{ V}$	103	120		100			dB
Supply Current/Amplifier	I _{SY}	$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$ $\text{V}_{\text{OUT}} = 0 \text{ V}, \text{R}_{L} = \infty,$ $\text{V}_{S} = \pm 18 \text{ V}$	100	120	3	97		3	dB mA
Supply Voltage Range	V _S	-40°C ≤ T _A ≤ +85°C	4		3.8 ±18	4		3.8 ±18	mA V
AUDIO PERFORMANCE THD + Noise		$V_{IN} = 3 \text{ V rms}, R_L = 2 \text{ k}\Omega$ f = 1 kH z,		0.0009)		0.000	19	%
Voltage Noise Density	e _n	f = 10 H z f = 1 kH z		9			9 4.7		nV/√ <u>Hz</u> nV/√Hz
C urrent N oise D ensity V oltage N oise	i _n e _n p-p	f = 1 kH z 0.1 H z to 10 H z		0.4 120			0.4 120		pA/√Hz nV p-p
DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product Channel Separation	SR GBP	$R_L = 2 k\Omega$ $V_{OUT} = 10 V p-p$	0.8	1.2 3.4		0.8	1.2 3.4		V/μs M H z
Settling Time	t _S	$R_L = 2 k\Omega$, $f = 1 kHz$ to 0.01%, 0 V to 10 V Step		105 9			105 9		dB μs

NOTES

¹Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at 125 °C, with an LTPD of 1.3. ²Guaranteed specifications, based on characterization data.

Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS (@ $V_S = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted.)

Barrara dan		Constitutions		E_Grad			Grad		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	мах	Unit
IN PUT CHARACTERISTICS Offset Voltage Input Bias Current	V _{OS}	OP113 $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ OP213 $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ OP413 $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ $V_{CM} = 0 V, V_{OUT} = 2$		300	125 175 150 225 175 250 650			175 250 300 375 325 400 650	μV μV μV μV μV μV
•	l.	$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$			750			750	nA
Input Offset Current	I _{OS}	$V_{CM} = 0 \text{ V, } V_{OUT} = 2$ -40°C \le T_A \le +85°C			50			50	nA
Input Voltage Range Common-Mode Rejection	V _{CM} CMR	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{CM}} \leq 4 \text{ V} \\ 0 \text{ V} \leq \text{V}_{\text{CM}} \leq 4 \text{ V}, \end{array}$	0 93	106	+4	90		+4	V dB
L arge Signal Voltage G ain	Avo	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ OP113, OP213, $R_{L} = 600 \Omega$, $2 \text{ k}\Omega$	90			87			dB
		$0.01 \text{ V} \le \text{V}_{\text{OUT}} \le 3.9 \text{ V}$ OP413, R _L = 600, 2 k Ω ,	2			2			V/μV
Long-T erm Offset Voltage ¹ Offset Voltage Drift ²	V _{os} DV _{os} /DT	$0.01 \text{ V} \le \text{V}_{\text{OUT}} \le 3.9 \text{ V}$ Note 1 Note 2	1	0.2	200 1.0	1		350 1.5	V/μV μV μV/°C
OUTPUT CHARACTERISTICS Output Voltage Swing High	V _{OH}	$R_L = 600 \text{ k}\Omega$ $R_L = 100 \text{ k}\Omega,$ $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	4.0 4.1			4.0 4.1			V
O utput Voltage Swing L ow	V _{OL}	$R_L = 600 \Omega$, $-40^{\circ}C \le T_A \le +85^{\circ}C$ $R_L = 600 \Omega$, $-40^{\circ}C \le T_A \le +85^{\circ}C$ $R_L = 100 k\Omega$,	3.9	8	8	3.9	8	8	V mV mV
Short Circuit Limit	I _{SC}	$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$		±30			±30		mA
POWER SUPPLY Supply Current	I _{SY}	$V_{OUT} = 2.0 \text{ V}, \text{ N o L oad} -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$		1.6	2.7 3.0			2.7 3.0	mA mA
AUDIO PERFORMANCE THD + Noise Voltage Noise Density	e _n	V _{OUT} = 0 dBu, f = 1 kHz f = 10 Hz f = 1 kHz		0.001 9 4.7			0.001 9 4.7		% nV/√ <u>Hz</u> nV/√ <u>Hz</u>
C urrent N oise D ensity V oltage N oise	i _n e _n p-p	f = 1 kH z 0.1 H z to 10 H z		0.45 120			0.45 120		pA/√ Hz nV p-p
DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product Settling Time	SR GBP t _s	$R_L = 2 k\Omega$ to 0.01%, 2 V Step	0.6	0.9 3.5 5.8		0.6	3.5 5.8		V/μs M H z μs

REV. E -3-

NOTES

1 Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at 125 °C, with an LTPD of 1.3.

2 Guaranteed specifications, based on characterization data.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage
Input Voltage
Differential Input Voltage ±10 V
Output Short-Circuit Duration to GND Indefinite
Storage T emperature R ange
P, S Packages65°C to +150°C
Operating Temperature Range
OP113/OP213/OP413E, F40°C to +85°C
Junction T emperature Range
P, S Packages65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) 300°C

Package Type	θ_{JA}^2	θ _{JC}	Unit		
8-L ead Plastic DIP (P)	103	43	°C/W		
8-Lead SOIC (S)	158	43	°C/W		
14-Lead Plastic DIP (P)	83	39	°C/W		
16-Lead SOIC (S)	92	27	°C/W		

NOTES

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Options
OP113ES	-40°C to +85°C	8-L ead SOIC	SO-8
OP113FP*	-40°C to +85°C	8-L ead Plastic DIP	N-8
OP113FS	-40°C to +85°C	8-L ead SOIC	SO-8
OP213EP*	-40°C to +85°C	8-L ead Plastic DIP	N -8
OP213ES	-40°C to +85°C	8-L ead SOIC	SO -8
OP213FP	-40°C to +85°C	8-L ead Plastic DIP	N -8
OP213FS	-40°C to +85°C	8-L ead SOIC	SO -8
OP413ES	-40°C to +85°C	16-L ead Wide SOIC	R-16
OP413FP*	-40°C to +85°C	14-L ead Plastic DIP	N-14
OP413FS	-40°C to +85°C	16-L ead Wide SOIC	R-16

^{*}N ot for new designs; obsolete April 2002.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP113/OP213/OP413 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-4- REV. E


¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 $^{^{2}\}theta_{JA}$ is specified for the worst-case conditions, i.e., θ_{JA} is specified for device in socket for cerdip, P-DIP, and LCC packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.


Typical Performance Characteristics- OP113/OP213/OP413




TPC 1a. OP113 Input Offset (V_{OS}) Distribution @ $\pm 15 \ V$




TPC 1b. OP213 Input Offset (V_{OS}) Distribution @ \pm 15 V




TPC 1c. OP413 Input Offset (V_{OS}) Distribution @ $\pm 15 \ V$



TPC 2a. OP113 Temperature Drift (TCV $_{OS}$) Distribution @ \pm 15 V




TPC 2b. OP213 Temperature Drift (TCV_{OS}) Distribution @ $\pm 15 \text{ V}$




TPC 2c. OP413 Temperature Drift (TCV_{OS}) Distribution @ $\pm 15 V$


REV. E -5-




TPC 3. OP113 Input Bias Current vs. Temperature




TPC 4. Output Swing vs. Temperature and $R_L \@ 5 \V$




TPC 5. Channel Separation



TPC 6. OP213 Input Bias Current vs. Temperature




TPC 7. Output Swing vs. Temperature and R_L $@\pm 15~V$




TPC 8. Open-Loop Gain vs. Temperature @ 5 V


-6- REV. E




TPC 9. OP413 Open-Loop Gain vs. Temperature




TPC 10. Open-Loop Gain, Phase vs. Frequency @ 5 V




TPC 11. Closed-Loop Gain vs. Frequency @ 5 V



TPC 12. OP213 Open-Loop Gain vs. Temperature




TPC 13. Open-Loop Gain, Phase vs. Frequency @ ± 15 V




TPC 14. Closed-Loop Gain vs. Frequency @ $\pm 15 V$


REV. E -7-




TPC 15. Gain Bandwidth Product and Phase Margin vs. Temperature @ 5 $\it V$




TPC 16. Voltage Noise Density vs. Frequency




TPC 17. Common-Mode Rejection vs. Frequency @ 5 V



TPC 18. Gain Bandwidth Product and Phase Margin vs. Temperature @ $\pm 15~V$




TPC 19. Current Noise Density vs. Frequency




TPC 20. Common-Mode Rejection vs. Frequency @ ± 15 V


-8- REV. E




TPC 21. Power Supply Rejection vs. Frequency @ ±15 V




TPC 24. Closed-Loop Output Impedance vs. Frequency @ $\pm 15 V$




TPC 22. Maximum Output Swing vs. Frequency @ 5 V



TPC 25. Maximum Output Swing vs. Frequency @ ±15 V




TPC 23. Small Signal Overshoot vs. Load Capacitance @ 5 V




TPC 26. Small Signal Overshoot vs. Load Capacitance $@\pm15~V$


REV. E -9-




TPC 27. Slew Rate vs. Temperature @ 5 V $(0.5~V \le V_{OUT} \le 4.0~V)$




TPC 28. Input Voltage Noise @ ±15 V (20 nV/div)




TPC 29. Noise Test Diagram



TPC 30. Slew Rate vs. Temperature @ ± 15 V (-10 V \leq V $_{OUT} \leq$ +10.0 V)



TPC 31. Input Voltage Noise @ 5 V (20 nV/div)



TPC 32. Supply Current vs. Temperature

–10– REV. E

APPLICATIONS

The OP113, OP213, and OP413 form a new family of high performance amplifiers that feature precision performance in standard dual supply configurations and, more importantly, maintain precision performance when a single power supply is used. In addition to accurate dc specifications, it is the lowest noise single supply amplifier available with only 4.7 nV/ $\overline{\rm Hz}$ typical noise density.

Single supply applications have special requirements due to the generally reduced dynamic range of the output signal. Single supply applications are often operated at voltages of 5 V or 12 V, compared to dual supply applications with supplies of ± 12 V or ± 15 V. T his results in reduced output swings. Where a dual supply application may often have 20 V of signal output swing, single supply applications are limited to, at most, the supply range and, more commonly, several volts below the supply. In order to attain the greatest swing, the single supply output stage must swing closer to the supply rails than in dual supply applications.

The OP113 family has a new patented output stage that allows the output to swing closer to ground, or the negative supply, than previous bipolar output stages. Previous op amps had outputs that could swing to within about ten millivolts of the negative supply in single supply applications. However, the OP113 family combines both a bipolar and a CMOS device in the output stage, enabling it to swing to within a few hundred microvolts of ground.

When operating with reduced supply voltages, the input range is also reduced. This reduction in signal range results in reduced signal-to-noise ratio, for any given amplifier. There are only two ways to improve this: increase the signal range or reduce the noise. The OP113 family addresses both of these parameters. Input signal range is from the negative supply to within one volt of the positive supply over the full supply range. Competitive parts have input ranges that are a half a volt to five volts less than this. Noise has also been optimized in the OP113 family. At 4.7 nV $\sqrt{\mathrm{Hz}}$, it is less than one fourth that of competitive devices.

Phase Reversal

The OP113 family is protected against phase reversal as long as both of the inputs are within the supply ranges. However, if there is a possibility of either input going below the negative supply (or ground in the single supply case), the inputs should be protected with a series resistor to limit input current to 2 mA.

OP113 Offset Adjust

The OP113 has the facility for external offset adjustment, using the industry standard arrangement. Pins 1 and 5 are used in conjunction with a potentiometer of 10 $k\Omega$ total resistance, connected with the wiper to V– (or ground in single supply applications). The total adjustment range is about ± 2 mV using this configuration.

Adjusting the offset to zero has minimal effect on offset drift (assuming the potentiometer has a tempco of less than 1000 ppm/ $^{\circ}\text{C}$). Adjustment away from zero, however, (like all bipolar amplifiers) will result in a T C V $_{OS}$ of approximately 3.3 $\mu\text{V}/^{\circ}\text{C}$ for every millivolt of induced offset.

It is therefore not generally recommended that this trim be used to compensate for system errors originating outside of the OP113. The initial offset of the OP113 is low enough that external trimming is almost never required but, if necessary, the 2 mV trim

range may be somewhat excessive. Reducing the trimming potentiometer to a 2 $k\Omega$ value will give a more reasonable range of $\pm 400~\mu\text{V}$.




Figure 1. Precision Load Cell Scale Amplifier

APPLICATION CIRCUITS

A High Precision Industrial Load-Cell Scale Amplifier

The OP113 family makes an excellent amplifier for conditioning a load-cell bridge. Its low noise greatly improves the signal resolution, allowing the load cell to operate with a smaller output range, thus reducing its nonlinearity. Figure 1 shows one half of the OP113 family used to generate a very stable 10.000 V bridge excitation voltage while the second amplifier provides a differential gain. R4 should be trimmed for maximum common-mode rejection.

A Low Voltage Single Supply, Strain-Gage Amplifier

The true zero swing capability of the OP113 family allows the amplifier in Figure 2 to amplify the strain-gage bridge accurately even with no signal input while being powered by a single 5 V supply. A stable 4.000 V bridge voltage is made possible by the rail-to-rail OP295 amplifier, whose output can swing to within a millivolt of either rail. This high voltage swing greatly increases the bridge output signal without a corresponding increase in bridge input.




Figure 2. Single Supply Strain-Gage Amplifier

REV. E –11–

A High Accuracy Linearized RTD Thermometer Amplifier

Zero suppressing the bridge facilitates simple linearization of the RTD by feeding back a small amount of the output signal to the RTD (Resistor Temperature Device). In Figure 3, the left leg of the bridge is servoed to a virtual ground voltage by amplifier A1, while the right leg of the bridge is also servoed to zero volt by amplifier A2. This eliminates any error resulting from commonmode voltage change in the amplifier. A 3-wire RTD is used to balance the wire resistance on both legs of the bridge, thereby reducing temperature mismatch errors. The 5.000 V bridge excitation is derived from the extremely stable AD 588 reference device with 1.5 ppm/°C drift performance.

Linearization of the RTD is done by feeding a fraction of the output voltage back to the RTD in the form of a current. With just the right amount of positive feedback, the amplifier output will be linearly proportional to the temperature of the RTD.




Figure 3. Ultraprecision RTD Amplifier

To calibrate the circuit, first immerse the RTD in a zero-degree ice bath or substitute an exact $100~\Omega$ resistor in place of the RTD. Adjust the ZERO ADJUST potentiometer for a 0.000 V output, then set R9 LINEARITY ADJUST potentiometer to the middle of its adjustment range. Substitute a 280.9 Ω resistor (equivalent to 500°C) in place of the RTD, and adjust the FULL-SCALE ADJUST potentiometer for a full-scale voltage of 5.000 V.

To calibrate out the nonlinearity, substitute a 194.07 Ω resistor (equivalent to 250°C) in place of the RTD, then adjust the LINEARITY ADJUST potentiometer for a 2.500 V output. Check and readjust the full-scale and half-scale as needed.

Once calibrated, the amplifier outputs a 10 mV/°C temperature coefficient with an accuracy better than $\pm\,0.5^{\circ}\text{C}\,$ over an RTD measurement range of –150°C to +500°C. Indeed the amplifier can be calibrated to a higher temperature range, up to 850°C.

A High Accuracy Thermocouple Amplifier

Figure 4 shows a popular K-type thermocouple amplifier with cold-junction compensation. Operating from a single 12 V supply, the OP113 family's low noise allows temperature measurement to better than 0.02°C resolution from 0°C to 1000°C range. The cold-junction error is corrected by using an inexpensive silicon diode as a temperature measuring device. It should be placed as close to the two terminating junctions as physically possible. An aluminum block might serve well as an isothermal system.




Figure 4. Accurate K-Type Thermocouple Amplifier

R6 should be adjusted for a zero-volt output with the thermocouple measuring tip immersed in a zero-degree ice bath. When calibrating, be sure to adjust R6 initially to cause the output to swing in the positive direction first. Then back off in the negative direction until the output just stops changing.

An Ultralow Noise, Single Supply Instrumentation Amplifier Extremely low noise instrumentation amplifiers can be built using the OP113 family. Such an amplifier that operates off a single supply is shown in Figure 5. Resistors R1-R5 should be of high precision and low drift type to maximize CMRR performance. Although the two inputs are capable of operating to zero volt, the gain of -100 configuration will limit the amplifier input common mode to not less than 0.33 V.




Figure 5. Ultralow Noise, Single Supply Instrumentation Amplifier

–12– REV. E

Supply Splitter Circuit

The OP113 family has excellent frequency response characteristic that makes it an ideal pseudo-ground reference generator as shown in Figure 6. The OP113 family serves as a voltage follower buffer. In addition, it drives a large capacitor that serves as a charge reservoir to minimize transient load changes, as well as a low impedance output device at high frequencies. The circuit easily supplies 25 mA load current with good settling characteristics.




Figure 6. False Ground Generator

Low Noise Voltage Reference

Few reference devices combine low noise and high output drive capabilities. Figure 7 shows the OP113 family used as a two-pole active filter that band limits the noise of the 2.500 V reference. Total noise measures 3 μ V p-p.




Figure 7. Low Noise Voltage Reference

5 V Only Stereo DAC for Multimedia

The OP113 family's low noise and single supply capability are ideally suited for stereo DAC audio reproduction or sound synthesis applications such as multimedia systems. Figure 8 shows an 18-bit stereo DAC output setup that is powered from a single 5 V supply. The low noise preserves the 18-bit dynamic range of the AD1868. For DACs that operate on dual supplies, the OP113 family can also be powered from the same supplies.




Figure 8. 5 V Only 18-Bit Stereo DAC

SoundPort is a registered trademark of Analog D evices, Inc.

REV. E -13-

Low Voltage Headphone Amplifiers

Figure 9 shows a stereo headphone output amplifier for the AD 1849 16-bit SoundPort® Stereo Codec device. The pseudoreference voltage is derived from the common-mode voltage generated internally by the AD 1849, thus providing a convenient bias for the headphone output amplifiers.




Figure 9. Headphone Output Amplifier for Multimedia Sound Codec

Low Noise Microphone Amplifier for Multimedia

The OP113 family is ideally suited as a low noise microphone preamp for low voltage audio applications. Figure 10 shows a gain of 100 stereo preamp for the AD 1849 16-bit SoundPort Stereo C odec chip. The common-mode output buffer serves as a "phantom power" driver for the microphones.





Figure 10. Low Noise Stereo Microphone Amplifier for Multimedia Sound Codec

Precision Voltage Comparator

With its PNP inputs and zero volt common-mode capability, the OP113 family can make useful voltage comparators. There is only a slight penalty in speed in comparison to IC comparators. However, the significant advantage is its voltage accuracy. For example, $V_{\rm OS}$ can be a few hundred microvolts or less, combined with CMRR and PSRR exceeding 100 dB, while operating on 5 V supply. Standard comparators like the 111/311 family operate on 5 V, but not with common-mode at ground, nor with offset below 3 mV. Indeed, no commercially available single supply comparator has a $V_{\rm OS}$ less than 200 μV .

Figure 11 shows the OP113 family response to a 10 mV over-drive signal when operating in open loop. The top trace shows the output rising edge has a 15 μ s propagation delay, while the bottom trace shows a 7 μ s delay on the output falling edge. This ac response is quite acceptable in many applications.






Figure 11. Precision Comparator

The low noise and 250 μ V (maximum) offset voltage enhance the overall dc accuracy of this type of comparator. Note that zero crossing detectors and similar ground referred comparisons can be implemented even if the input swings to -0.3 V below ground.




Figure 12. OP213 Simplified Schematic

```
*OP113 Family SPICE M acro-M odel
*Copyright 1992 by Analog Devices, Inc.
*Node Assignments
                          Noninverting Input
                             Inverting Input
                                 Positive Supply
                                    N egative Supply
                                       Output
SUBCKT OP113 Family
                           3 2 7 4 6
* INPUT STAGE
R 3
              1.5E3
       4
          19
R4
       4
          20
               1.5E3
C1
       19
              5.31E-12
          20
11
       7
          18
              106E-6
       2
105
          3
               25E-09
       12
EOS
          5
               POLY(1)
                         51
                                      25E-06 1
Q1
       19
          3
               18
                 PNP1
       20
          12
                   PNP1
Q2
              18
CIN
       3
               3E-12
D1
          1
               DΥ
       2
D 2
          1
               DY
EN
               22
                    0
                         1E-5
GN1
       0
          2
               25
                    0
GN2
       0
          3
               28
                    0
                          1E-5
* VOLTAGE NOISE SOURCE WITH FLICKER NOISE
DN1
      21 22
              DEN
              DEN
DN2
       22 23
VN1
       21 0
              DC 2
VN2
       0 23 DC 2
* CURRENT NOISE SOURCE WITH FLICKER NOISE
      24 25
D N 3
              DIN
DN4
       25 26
              DIN
VN3
       24 0
              DC 2
VN4
       0
          26
              DC 2
```


```
* SECOND CURRENT NOISE SOURCE
DN5
     27
          28
              DIN
DN6
     28
          29
               DIN
VN5
     27
               DC 2
          29
VN6 0
               DC 2
* GAIN STAGE & DOMINANT POLE AT .2000E+01 HZ
G2
      34
          36
              19 20
                       2.65E-04
R 7
      34
          36
               39E+06
٧3
      35
          4
               D.C.
                   6
D4
      36
          35
               DX
VB2
      34
          4
               1.6
* SUPPLY/2 GENERATOR
ISY
     7
          4
               0.2F - 3
R10
      7
          60
               40E + 3
R 11
      60
          4
               40F + 3
C 3
      60
          0
               1E-9
* CMRR STAGE & POLE AT 6 kHZ
               POLY(2) 3 BŒ 60 2
ECM 50 4
                                     60 0
                                               1.6 0
CCM 50
          51
              26.5E-12
RCM 150
          51
               1E6
RCM 2 51
          4
OUTPUT STAGE
R12
     37
          36
              1E3
R13
      38
          36
               500
C 4
      37
          6
               20E-12
C 5
               20E-12
      38
          39
M 1
      39
          36
               4 4 M N L = 9E-6 W = 1000E-6 AD = 15E-9 AS = 15E-9
M 2
      45
          36
               4 4 M N L =9E-6 W =1000E-6 AD =15E-9 AS=15E-9
D 5
      39
          47
               DX
D6
      47
          45
               DX
      39
          40
                   QPA 8
Q3
               41
VВ
      7
          40
               DC
                   0.861
R14
     7
               375
          41
Q4
      41
          7
               43
                   QNA1
R17
      7
          43
               15
Q5
      43
          39
               6
                   QNA 20
Q6
      46
          45
               6
                   QPA 20
R18
      46
          4
               15
          46
07
      36
               4
                   ONA 1
М3
          36
               4 4 M N L = 9E-6 W = 2000E-6 AD = 30E-9 AS = 30E-9
* NONLINEAR MODELS USED
.MODEL DX D (IS=1E-15)
.MODEL DY D (IS=1E-15 BV=7)
MODEL PNP1 PNP (BF=220)
.MODEL DEN D(IS=1E-12 RS=1016 KF=3.278E-15 AF=1)
.MODEL DIN D(IS=1E-12 RS=100019 KF=4.173E-15 AF=1)
.MODEL QNA NPN(IS=1.19E-16 BF=253 VAF=193 VAR=15 RB=2.0E3
+ IRB=7.73E-6 RBM =132.8 RE=4 RC=209 CJE=2.1E-13 VJE=0.573
+ M JE = 0.364 CJC = 1.64E - 13 VJC = 0.534 M JC = 0.5 CJS = 1.37E - 12
+ VJS=0.59 M JS=0.5 T F = 0.43E-9 PT F = 30)
.M ODEL OPA PNP(IS=5.21E-17 BF=131 VAF=62 VAR=15 RB=1.52E3
+ IRB=1.67E-5 RBM =368.5 RE=6.31 RC=354.4 CJE=1.1E-13
+ V|E=0.745 M|E=0.33 C|C=2.37E-13 V|C=0.762 M|C=0.4
+ CJS = 7.11E - 13 VJS = 0.45 MJS = 0.412 TF = 1.0E - 9 PTF = 30
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 TOX=8.5E-8
+ LD =1.48E-6 WD =1E-6 N SU B =1.53E16 U O =650 D ELT A =10 VM AX =2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4
+ PB=0.837 M J=0.407 CJSW=0.5E-9 M JSW=0.33)
.ENDS OP113 Family
```

REV. E -15-

OUTLINE DIMENSIONS

8-Lead Plastic Dual-in-Line [PDIP]

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MO-095AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES)

8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

14-Lead Plastic Dual-in-Line [PDIP] (N-14)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MO-095-AB

CONTROLLING DIMENSIONS ARE IN INCH; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

16-Lead Standard Small Outline Package [SOIC] Wide Body

(R-16)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

LocationPage8/02—Data Sheet changed from REV. D to REV. E.Edits to Figure 613Edits to Figure 713Edits to OUTLINE DIMENSIONS169/01—Data Sheet changed from REV. C to REV. D.Edits to ORDERING GUIDE4