

February 2010

# FDS8958A\_F085

# Dual N & P-Channel PowerTrench® MOSFET

## **General Description**

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

## **Features**


Q1: N-Channel


7.0A, 30V 
$$R_{DS(on)} = 0.028\Omega$$
 @  $V_{GS} = 10V$   $R_{DS(on)} = 0.040\Omega$  @  $V_{GS} = 4.5V$ 

Q2: P-Channel

-5A, -30V 
$$R_{DS(on)} = 0.052\Omega$$
 @  $V_{GS} = -10V$   $R_{DS(on)} = 0.080\Omega$  @  $V_{GS} = -4.5V$ 

- Fast switching speed
- High power and handling capability in a widely used surface mount package
- Qualified to AEC Q101
- RoHS Compliant





# Absolute Maximum Ratings T<sub>A</sub> = 25 ℃ unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	30	V
$V_{GSS}$	Gate-Source Voltage		±20	±20	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a)		7	-5	
	- Pulsed		20	-20	A
P <sub>D</sub>	Power Dissipation for Dual Operation		2	2	
	Power Dissipation for Single Operation (Note 1a)		1.6	1.6	W
	(Note 1c)		0.9	0.9	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)		54	13	mJ
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150		°C

## **Thermal Characteristics**

Ī	$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
	R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

## **Package Marking and Ordering Information**


Device Marking	Device	Reel Size	Tape width	Quantity
FDS8958A	FDS8958A_F085	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage		Q1 Q2	30 -30			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 25°C $I_D = -250 \mu A$ , Referenced to 25°C	Q1 Q2		25 -23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V} $ $V_{DS} = -24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	Q1 Q2			1 -1	μА
$I_{GSSF}$	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	All			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	All			-100	nA
On Cha	racteristics (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS} = V_{GS},$ $I_{D} = 250 \ \mu A$ $V_{DS} = V_{GS},$ $I_{D} = -250 \ \mu A$	Q1 Q2	1 -1	1.9 -1.7	3 -3	V
$\Delta V_{GS(th)} \ \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C $I_D$ = -250 μA, Referenced to 25°C	Q1 Q2		-4.5 4.5		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 7 \text{ A}$ $V_{GS} = 10 \text{ V}, \qquad I_D = 7 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 6 \text{ A}$	Q1		19 27 24	28 42 40	mΩ
		$\begin{array}{llllllllllllllllllllllllllllllllllll$	Q2		42 57 65	52 78 80	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V} $ $V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	Q1 Q2	20 -20			Α
<b>g</b> FS	Forward Transconductance	$\begin{split} V_{DS} &= 5 \text{ V}, & I_D &= 7 \text{ A} \\ V_{DS} &= -5 \text{ V}, & I_D &= -5 \text{ A} \end{split}$	Q1 Q2		25 10		S
Dynami	c Characteristics						
C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	Q1 Q2		575 528		pF
Coss	Output Capacitance	Q2	Q1 Q2		145 132		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	Q1 Q2		65 70		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 15 \text{ mV}, \qquad f = 1.0 \text{ MHz}$	Q1 Q2		2.1 6.0		Ω

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Switchi	ng Characteristics (Note	e 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	Q1 $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$	Q1 Q2		8 7	16 14	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10V$ , $R_{GEN} = 6 \Omega$	Q1 Q2		5 13	10 24	ns
$t_{d(off)}$	Turn-Off Delay Time	$Q2$ $V_{DD} = -15 \text{ V}, I_D = -1 \text{ A},$	Q1 Q2		23 14	37 25	ns
t <sub>f</sub>	Turn-Off Fall Time	$V_{GS}$ = -10V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		3 9	6 17	ns
$Q_g$	Total Gate Charge	Q1 $V_{DS} = 15 \text{ V}, I_D = 7 \text{ A}, V_{GS} = 10 \text{ V}$	Q1 Q2		11.4 9.6	16 13	nC
$Q_{gs}$	Gate-Source Charge	Q2	Q1 Q2		1.7 2.2		nC
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -15 \text{ V}, I_{D} = -5 \text{ A}, V_{GS} = -10 \text{ V}$	Q1 Q2		2.1 1.7		nC
Drain-S	Source Diode Characte	ristics and Maximum Rating	S				
Is	Maximum Continuous Drain-S	Source Diode Forward Current	Q1 Q2			1.3 -1.3	Α
I <sub>SM</sub>	Maximum Plused Drain-Sour	ce Diode Forward Current (Note 2)	Q1 Q2			20 -20	Α
$V_{SD}$	Drain-Source Diode Forward Voltage		Q1 Q2		0.75 -0.88	1.2 -1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	Q1 $I_F = 7 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	Q1 Q2		19 19		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	Q1 Q2		9		nC

#### Notes:

R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a) 78 °/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper



b) 125 °/W when mounted on a .02 in<sup>2</sup> pad of 2 oz copper



c) 135 °/W when mounted on a minimum pad.

- Scale 1 : 1 on letter size paper
- 2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%
- 3. Starting TJ = 25 °C, L = 3mH,  $I_{AS}$  = 6A,  $V_{DD}$  = 30V,  $V_{GS}$  = 10V (Q1).

Starting TJ = 25 °C, L = 3mH,  $I_{AS}$  = 3A,  $V_{DD}$  = 30V,  $V_{GS}$  = 10V (Q2).

# **Typical Characteristics: Q1 (N-Channel)**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.


# **Typical Characteristics: Q1 (N-Channel)**



 $C_{iss}$   $C_{iss}$   $C_{iss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$   $C_{rss}$ 

Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Unclamped Inductive Switching Capability Figure




Figure 11. Single Pulse Maximum Power Dissipation.

# Typical Characteristics: Q2 (P-Channel)




Figure 12. On-Region Characteristics.




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Temperature.




Figure 15. On-Resistance Variation with Gate-to-Source Voltage.




Figure 16. Transfer Characteristics.




Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics: Q2 (P-Channel)




Figure 23. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ Current Transfer Logic™

DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™

Fairchild<sup>®</sup>

Fairchild Semiconductor® FACT Quiet Series™ **FACT®** 

FAST® FastvCore™ FETBench™

FlashWriter® \* FPS™ F-PES™

FRFET® Global Power Resource<sup>SM</sup> Green FPS™ Green FPS™ e-Series™

GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™

PDP SPM™ Power-SPM™

OPTOLOGIC®

OPTOPLANAR®

OptiHiT™

PowerTrench® PowerXS™ Programmable Active Droop™

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM ®\* GENERAL

The Power Franchise®

⊍wer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriÉault Detect™ TRUECURRENT™\* μSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition		
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 147