LS7031



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

6 DECADE MOS UP COUNTER WITH 8 DECADE LATCH AND MULTIPLEXER

FEATURES:

- · DC to 7.5 MHz Count Frequency
- Multiplexed BCD Outputs
- DC to 500kHz Scan Frequency
- +4.75V to +15V Operation (VDD-VSS)
- · Compatible with CMOS Logic
- High Input Noise Immunity
- · Ability to Latch External BCD Data in the two LSD Positions
- Leading Zero Blanking with Decimal Point and Overflow Controls
- All inputs protected
- Low Power Dissipation
- 40 Pin DIP See Figure 1

DESCRIPTION:

The LS7031 is a monolithic, ion implanted MOS, 6 decade up counter. The circuit includes latches, a multiplexer, leading zero blanking and BCD data outputs.

CLOCK GENERATOR

The clock for the six decade counter (digit positions 3-8) is formed from the internal 'OR' combination of B4/D2 and B8/D2 if LS7031 is used with external prescaling counters. When operated in this fashion the maximum allowable propagaton delay between B4/D2 (H-L) and B8/D2 (L-H), measured at Vss - 1V, is 10ns. If used as a straight six decade counter, clock pulses may be applied to inputs B4/D2 or B8/D2 with the unused input held low. In either mode of operation total pulse width must be minimum 62ns. See Block Diagram.

6 DECADE UP COUNTER

The six decade ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 12µs (999999 to 000000). Maximum count frequency is 7.5MHz.

RESET

All 6 counter decades are reset to zero when Reset input is brought low for a minimum of $4\mu s$. The Overflow flip-flop is reset at the same time. Reset must be high for a minimum of $1\mu s$ before next valid count can be recorded.

SCAN OSCILLATOR AND COUNTER

The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.

The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchonization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500kHz.

DECIMAL POINT

A high at the Decimal Point input resets the Blanking flip-flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.




FIGURE 1

DIGIT STROBES

Timing of Digit Strobes is arranged such that both edges of strobe are guardbanded by a minimum 400ns within valid BCD data when scan frequency is 100kHz or less. The guardband is a minimum of 200ns at 250kHz scan frequency. At 500kHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200ns.

OVERFLOW

The Overflow flip-flop sets on the first negative transition of the Overflow Input and remains set until Reset is brought low. <u>Data</u> is transferred from Overflow flip-flop to Overflow Latch when <u>Load</u> is brought low. A high at the Overflow Latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades 6. 7. 8 are available for use as Overflow Input.

LATCHES

Eight decades of latch are provided, two for storage of the two external least significant decade counters and the remaining 6 for internal counter outputs. All latches when Load signal is brought low for a minimum of 4µs and kept low until a minimum of 12µs has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when Load signal is high for a minimum of 1µs before next negative edge of count pulse or reset. Data is transferred from Overflow flip-flop to Overflow latch at the same time.

BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a non-zero digit or active decimal point is encountered. Display unblanks during LSD time and whenever Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at Blank output.

BCD DATA

Data is available in multiplexed BCD format. BCD data can be readily demultiplexed using Digit Strobes as latch enable signals.

POWER SUPPLIES

+4.75V to +15V single power supply operation is obtained when VGG and VDD are tied together. Inputs and outputs are CMOS compatible and Minimum Input Noise Immunity of 25% of power supply is guaranteed except for Decade 1 and 2 inputs. (All inputs are TTL compatible at +4.75V to +5.25V operation.) With VGG at -12V, VDD at OV and Vss at +5V all inputs are TTL and CMOS compatible. All outputs are CMOS compatible and BCD and BLANK outputs also provide standard TTL compatibility. In addition, Overflow Output is low power TTL compatible. In either mode outputs swing between VDD and Vss.

MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNITS
Storage Temperature	Tstg	-65 to +150	$^{\circ}\mathrm{C}$
Operating Temperature	TA	-25 to +70	°C
Voltage (any pin to Vss)	Vmax	-30 to +0.5	V

DC ELECTRICAL CHARACTERISTICS

 $(VDD = VGG = OV, Vss = +4.75 \text{ to } +15V, -25^{\circ}C \le TA \le +70^{\circ}C \text{ unless otherwise specified.})$

	PARAMETE Operating S (fc = 7.5MH Input Noise	Supply Current Iz)	SYMBOL Idds	MIN -	MAX 15	UNITS mA
EVTERNAL	Low and Hig	•	Vni	25% (Vss-VDD)	-	V
EXTERNAL DECADE INPUTS	Input Voltag		Vil Vih	Vss - 20 Vss - 1.0	Vss - 3.95 Vss	V V
D6, D7, D8 OF, BCD Blank	Output Volta Output Volta		Vol Voh	- Vss - 1.0	+0.2	V V
(See Note 1)	Output Volta	ıĂ)	Vol	-	+0.5	V
Segment	Output Curr			0.05		
and — Strobe	VSS = 4./5V	/(Voh = Vss - 0.5V) (Voh = Vss - 1V)	-	0.05 0.25	-	mA mA
Outputs		(Voh = Vss - 4V)	-	0.23	-	mΑ
(See Note 2)	Vss = 10V	(Voh = Vss - 2V)	-	2.0	-	mA
		(Voh = Vss - 3V)	-	3.0	-	mA
L	- Vss = 15V	(Voh = Vss - 2V)	-	3.0	-	mA
		(Voh = Vss - 3V)	-	4.5	-	mA

NOTE 1: Current Sink = Same as segment and strobe outputs.

Current Source = N/A at Voh = Vss - 0.5V for Vss = +4.75V

 $35\mu A$ at Voh = Vss -1V for Vss = +4.75V

40% of segment and strobe outputs at all other specified operating points.

NOTE 2: Limit segment current to 6mA maximum.

The following inputs have internal pull down resistors to VDD with maximum sink current of 5μA at Vss input.

BLANK AND BCD

∫ DATA OUTPUTS

Scan Reset	B1/D1	B1/D2
Decimal	B2/D1	B2/D2
Overflow	B4/D1	B4/D2
	B8/D1	B8/D2

TTL COMPATIBLE OUTPUTS:

POWER SUPPLIES: Vss = $+5V \pm 5\%$, VDD = 0V, VGG = $-12V \pm 5\%$

OUTPUT LEVELS: "1" Level ≥Vss - 0.5V (sourcing 100μA)

"0" Level ≤0.4V (sinking 1.6mA)

"1" Level ≥Vss -.5V (sourcing 40µA)
"0" Level ≤0.4V (sinking .18mA)

OVERFLOW
OUTPUT

All other outputs as specified for single power supply, Vss = +15V operation. Inputs as specified for single power supply, $Vss = +5V \pm 5\%$ operation.

SCAN OSCILLATOR CAPACITANCE TYPICAL OSCILLATOR FREQUENCY

	4.75V	10V	15V
50pF	40.0 kHz	24.2kHz	22.2 kHz
100pF	22.2 kHz	14.8kHz	13.8 kHz
470pF	5.0 kHz	3.6kHz	3.5 kHz

ELECTRICAL CHARACTERISTICS:

(VDD = VGG = OV, Vss = +4.75 to +15V, -25 $^{\circ}$ C \leq TA \leq +70 $^{\circ}$ C unless otherwise specified.)

PARAMETER Count Test and Count frequency	SYMBOL	MIN	MAX	UNITS
(Vss = $+5V \pm 5\%$) (Vss = $+10V$) (Vss = $+15V$) Scan frequency	fc, ftc fc, ftc fc, ftc fsc	DC DC DC DC	7.5 6 5 500	MHz MHz MHz kHz
Count Pulse Width (Pulse applied to B4/D2 or B8/D2; 'OR' combination ofB4/D2 and B8/I	D2)			
(Vss = +5V ± 5%) (Vss = +10V) (Vss = +15V) **Propagation Delay (B4/D2(H-L) to B8/D2 (L-H) at Vss -1.0V)	tcpw tcpw tcpw	62 83 100	-	ns ns ns
Count Ripple Time Load Pulse Width Load Removal Time Reset Pulse Width Reset Removal Time	tcr tlpw tlr trpw trr	Overlap 4 - 4	10 - 1 - 1	ns µs µs µs µs
Rise and Fall Time Count Pulse Reset Pulse Test Count Pulse	trfc trfr trftc	- - -	4 4 80	μs μs μs
*Strobe Guard Band time (fSC ≤100kHz ≤250kHz)	tgb	400	-	ns
*Strobe Guard Band time (100kHz ≤fSC ≤250kHz)	tgb	200	-	ns
*Strobe Guard Band time (250kHz ≤fSC≤500kHz) negative edge only	tgb	200	-	ns

^{*}Defines the minimum time from strobe edges to switching BCD data.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.




FIGURE 2. GUARD BANDED STROBE

**Propagation Delay and Pulse Width

