M5L8255AP-5

T-51-19

PROGRAMMABLE PERIPHERAL INTERFACE

DESCRIPTION

The M5L8255AP-5 is a family of general-purpose programmable input/ output devices designed for use with an 8-bit/16-bit parallel CPU as input/output ports. Device is fabricated using N-channel silicon-gate ED-MOS technology for a single supply voltage. They are simple input and output interfaces for TTL circuits, having 24 input/output pins which correspond to three 8-bit input/output ports.

FEATURES


- Single 5V supply voltage
- TTL compatible.
- Darlington drive capability
- 24 programmable I/O pins
- Direct blt set/reset capability

APPLICATION


Input/output ports for microprocessor

FUNCTION

These PPIs have 24 input/output pins which may be individually programmed in two 12-bit groups A and B with mode control commands from a CPU. They are used in three major modes of operation, mode 0, mode 1 and mode 2. Operating in mode 0, each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12-bit groups, group A and group B. Each group contains one 8-bit data port, which may be programmed to serve as input or output, and one 4-bit control port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8-



bit bidirectional bus port and one 5-bit control port. Bit set/ reset is controlled by CPU. A high-level reset input (RESET) clears the control register, and all ports are set to the input mode (high-impedance state).



PROGRAMMABLE PERIPHERAL INTERFACE

T-52-33-05

FUNCTIONAL DESCRIPTION

RD (Read) Input

At low-level, the status or the data at the port is transferred to the CPU from the PPI. In essence, it allows the CPU to read data from the PPI.

WR (Write) Input

At low-level, the data or control words are transferred from the CPU and written in the PPI.

An, At (Port address) Input

These input signals are used to select one of the three ports: port A, port B, and port C, or the control register. They are normally connected to the least significant 2 bits of the address bus.

RESET (Reset) Input

At high-level, the control register is cleared. Then all ports are set to the input mode (high-impedance state).

CS (Chip-Select) input

At low-level, the communication between the PPI and the CPU is enabled. While at high-level, the data bus is kept in the high-impedance state, so that commands from the CPU are ignored. Then the previous data is kept at the output port.

Read/Write Control Logic

The function of this block is to control transfers of both data and control words. It accepts the address signals (A_0 , A_1 , \overline{CS}), I/O control signals (\overline{RD} , \overline{WR}) and RESET signal, and then issues commands to both of the control groups in the PPI

Data Bus Buffer

This three-state, bidirectional, 8-bit buffer is used to transfer the data when an input or output instruction is executed by the CPU. Control words and status information are also transferred through the data bus buffer.

Group A and Group B Control

Accepting commands from the read/write control logic, the control blocks (Group A, Group B) receive 8-bit control words from the Internal data bus and issue the proper commands for the associated ports. Control group A is associated with port A and the 4 high-order bits of port C. Control group B is associated with port B and the 4 low-order bits of port C. The control register, which stores control words, can only be written into.

Port A, Port B and Port C

The PPI contains three 8-bit ports whose modes and input/ output settings are programmed by the system software.

Port A has an output latch/buffer and an input latch/buffer. Port B has an input-output latch/buffer. Port C has an output latch/buffer and an input buffer. Port C can be divided into two 4-bit ports which can be used as ports for control signals for port A and port B.

The basic operations are shown in Table 1.

Table 1 Basic Operations

Aı	A ₀	ÇŠ	RD	WR	Operation
0	0	L	L	H	Data bus ← Port A
0	1	L	L	н	Data bus ← Port B
1	0	L	Ĺ	Н	Data bus ← Port C
0	0	L,	Н	L	Port A Data bus
0	. 1	L,	Н	L	Port 8 ← Deta bus
1	0	L	Н	L	Port C Data bus
1	1	L	н	L	Control register ← Data bus
х	X	Н	×	×	Data bus is in high-impedance state
1	1	L	L	Н	Illegal condition

Bit Set/Reset

When port C is used as an output port, any 1 bit of the 8 bits can be set (high) or reset (low) by a control word from the CPU. This bit set/reset can be operated in the same way as the mode set, but the control word format is different. This operation is also used for INTE (interrupt enable flag) set/reset in mode 1 and mode 2.

different. This operation is also used for INTE set/reset in mode 1 and mode 2.




Fig. 1. Control word format for port C set/reset

MITSUBISHI(MICMPTR/MIPRC)

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

BASIC OPERATING MODES

The PPI can operate in any one of three selected basic modes.

Mode 0: Basic input/output (grown Mode 1: Strobed input/output (grown)

(group A, group B) (group A, group B)

Mode 2: Bidirectional bus (group A only)

The mode of both group A and group B can be selected independently. The control word format for mode set is shown in Fig. 2.





Fig. 2 Control word format for mode set.

1. Mode 0 (Basic Input/Output)

This functional configuration provides simple input and output operations for each of the 3 ports. No "handshaking" is required; data is simply written in, or read from, the specified port. Output data from the CPU to the port can be held, but input data from the port to the CPU cannot be held. Any one of the 8-bit ports and 4-bit ports can be used as an input port or an output port. The diagrams following show the basic input/output operating modes.



8 ∤D8;~OB₀	8 ≵DB₁~DB₀
M5L8255AP-5	M5L8255AP-5
PA PC(u) PC(L) PB	PA FC(u) PC(L) PB
8	8 4 4 8 PC₁∼PC₁ PB₁∼PB₀
PG;~PC4 PB;~PB0 PA;~PA0 PC3~PC0	PA7~PA0 PC3~PC0
D ₂ D ₅ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₆ D ₄ D ₃ D ₂ D ₁ D ₀
8 DB₁~DB₀	8 DB;~DB0
M5L8255AP-5 PA PC(U) PC(L) PB	M5L8255AP-5 PA PC(U) PC(L) PB
	8 4 4 8 PC,~PC, PB,~PB0
18 14 18 PC7~PC4 PB7~PB0 PA7~PA0 PC3~PC0	PA ₂ ~PA ₀ PC ₃ ~PC ₀
D, O ₆ O ₅ O ₄ O ₃ O ₂ D ₁ O ₀ 1 0 0 0 1 0 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
8 DB2~060	8 ∤ DB₁~DB₀
M5L8265AP-5	M6L8255AP-5
PA PC(u) PC(L) PB	PA PC(u) PC(t; PB
78	8 14 14 18 PC₁~PC₄ PB₁~PB₀
PA1~PA0 PC1~PC0	PA ₇ ~PA ₀ . PC ₃ ~PC ₀
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 0 1 0 1 0	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 0 1 0 1 1
8 ≯DB ₇ ~DB ₀	8 ≯DB₁~DB₀
M5L8255AP-5	M5L8255AP-5
PA PC(U) PC(U) PB	PA PC(u) PC(L) PB
PC7~PC4 PB7~PB0	1 PC7~PC4 1 PB7~PB0 PA7~PA0 PC3~PC0
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 1 0 0 0 0	D ₇ D ₅ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 1 0 0 0 1
8 DB₁∼DB₀	8 ≱DB₁~DB₀
M5L8255AP-5	M5L8255AP-5
PA PC(u) PC(L) PB	PA PC(u) PC(L) PB
PA ₇ ~PA ₀ PC ₃ ~PC ₀	B 4 4 8 1PC7~PC4 PB7~PB0 PA7~PA0 PC3~PC0
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 1 0 0 1 0	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 1 0 0 1 1
8 ∤DB;~D8c	8 ≯DB₁~DB0
M5L8255AP-5	M5L8255AP-5
PA PC U PC PB	PA PC(u) PC(L) PB
8 4 4 8 PC7~PG4 PB7~PB0 PA7~PA0 PC3~PC0	8
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ 1 0 0 1 1 0 0 1
8 108,~DB ₀	· 8 DB₁~DB₀
M5L8255AP-5	M5L8255AP-5
PA PG(u) PG(t) PB	PA PC(U) PC(L) PB
8 14 18 PC7~PC4 PB7~PB0. PA7~PA0 PC3~PC0	18 14 14 18 PC7~PC4 PB7~PB0 PA7~PA3 PC3~PC0
D ₇ D ₈ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	PA7~PA3 PC3~PC4 D7 D8 D5 D4 D3 D2 D1 D0
10011010	100111011

MITSUBISHI(MICMPTR/MIPRC)

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

2. Mode 1 (Strobed Input/Output)

This function can be set in both group A and B. Both groups are composed of one 8-bit data port and one 4-bit control data port. The 8-bit port can be used as an input port or an output port. The 4-bit port is used for control and status signals affecting the 8-bit data port. The following shows operations in mode 1 for using input ports.

STB (Strobe Input)

A low-level on this input latches the output data from the terminal units into the input register of the port. In short, this is a clock for data latching. The data from the terminal units can be latched by the PPI independent of the control signal from the CPU. This data is not sent to the data bus until the instruction IN is executed.

IBF (Input Buffer Full Flag Output)

A high-level on this output indicates that the data from the terminal units has been latched into the input register. IBF is set to high-level by the falling edge of the $\overline{\text{STB}}$ input, and is reset to low-level by the rising edge of the $\overline{\text{RD}}$ input.

INTR (Interrupt Request Output)

This can be used to interrupt the CPU when an input device is requesting service. When INTE (interrupt enable flag) of the PPI is high-level, INTR is set to high-level by the rising edge of the STB input and is reset to low-level by the falling edge of RD input.

INTE_A of group A is controlled by bit setting of PC₄. INTE_B of group B is controlled by bit setting of PC₂.

Mode 1 Input state is shown in Fig. 3, and the timing diagram is shown in Fig. 4.




Fig. 3 An example of mode 1 input state




Fig. 4 Timing diagram

The following shows operations using mode 1 for output ports.

OBF (Output Buffer Full Flag Output)

This is reset to low-level by the rising edge of the $\overline{\text{WR}}$ signal and is set to high-level by the falling edge of the $\overline{\text{ACK}}$ (acknowledge input). In essence, the PPI indicates to the terminal units by the $\overline{\text{OBF}}$ signal that the CPU has sent data to the port.

ACK (Acknowledge input)

Receiving this signal from a terminal unit can indicate to the PPI that the terminal unit has accepted data from a port.

INTR (Interrupt Request)

When a peripheral unit is accepting data from the CPU, setling INTR to high-level can be used to interrupt the CPU. When INTE (interrupt enable flag) is high-level and \overrightarrow{OBF} is set to high-level by the rising edge of an \overrightarrow{ACK} signal, then INTR will also be set to high-level by the rising edge of the \overrightarrow{ACK} signal. Also, INTR is reset to low-level by the falling edge of the \overrightarrow{WR} signal when the PPI has been receiving data from the CPU.

INTE_A of group A is controlled by bit settling of PC₆. INTE_B of group B is controlled by bit settling of PC₂.

Mode 1 output state is shown in Fig. 5, and the timing diagram is shown in Fig. 6.

Combinations for using port A and port B as input or output in mode 1 are shown in Fig. 7 and Fig. 8.

MITSUBISHI(MICMPTR/MIPRC)

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE




Fig. 5 An example of mode 1 output state




Fig. 6 Timing diagram




Fig. 7 Mode 1 port A and port B I/O example




Fig. 8 Mode 1 port A and port B I/O example

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

3. Mode 2 (Strobed Bidirectional Bus Input/ Output)

29E D

Mode 2 can provide bidirectional operations, using one 8-bit bus for communicating with terminal units. Mode 2 is only valid with group A and uses one 8-bit bidirectional bus port (port A) and a 5-bit control port (high-order 5 bits of port C). The bus port (port A) has two internal registers, one for input and the other for output. On the other hand, the control port (port C) is used for communicating control signals and bus-status signals. These control signals are similar to mode 1 and can also be used to control interruption of the CPU. When group A is programmed as mode 2, group B can be programmed independently as mode 0 or mode 1. When group A is in mode 2, the following 5 control signals can be used.

OBF (Output Buffer Full Flag Output)

The OBF output will go low-level to indicate that the CPU has sent data to the internal register of port A. This signal lets the terminal units know that the data is ready for transfer from the CPU. When this occurs, port A remains in the floating (high-impedance) state.

ACK (Acknowledge Input)

A low-level ACK input will cause the data of the internal register to be transferred to port A. For a high-level ACK input, the output buffer will be in the floating (high-impedance) state.

STB (Strobe Input)

When the STB input is low-level, the data from terminal units will be held in the internal register, and the data will be sent to the system data bus with an RD signal to the PPI.

IBF (Input Buffer Full Flag Output)

When data from terminal units is held on the internal register, IBF will be high-level.

INTR (Interrupt Request Output)

This output is used to interrupt the CPU and its operations the same as in mode 1. There are two interrupt enable flags that correspond to INTE_A for mode 1 output and mode 1 input.

INTE₁ is used in generating INTR signals in combination with OBF and ACK, INTE₁ is controlled by bit setting of PC₆.

INTE $_2$ is used in generating INTR signals in combination with $\overline{\mbox{IBF}}$ and $\overline{\mbox{STB}}$. \mbox{INTE}_2 is controlled by bit setting of PC $_4$.

Fig. 9 shows the timing diagram of mode 2, and Fig. 10 is an example of mode 2 operation.




Fig. 9 Mode 2 timing diagram




Fig. 10 An example of mode 2 operation

M5L8255AP-5

PROGRAMMABLE PERIPHERAL INTERFACE

4. Control Signal Read

In mode 1 or mode 2 when using port C as a control port, by CPU execution of an IN instruction, each control signal and bus status from port C can be read.

5. Control Word Tables

Control word formats and operation details for mode 0, mode 1, mode 2 and set/reset control of port C are given in Tables 3, 4, 5 and 6, respectively.

Table 2 Read-out control signals

	Data Mode	D ₇	D ₆	D ₅	D4	D ₃	D ₂	Dı	Do
ſ	Mode I, input	1/0	1/0	IBF _A	INTEA	INTR _A	INTEB	IBF _B	INTRe
	Mode I, output	OBF	INTE	1/0	1/0	INTRA	INTE	OBF	INTR
	Mode 2	OBFA	INTE:	IBF _A	INTE ₂	INTRA	Вуд	roup 8 r	node

Table 3 Mode 0 control words

				Coni	rol w	ords				Group A	Group 8	
D ₇	D ₆	Dş	Dξ	D ₃	D ₂	D ₁	D ₀	Hexadecimal	Port A	Port C (high-order 4 bits)	Port C (tow-order 4 bits)	Port B
1	0	0	0	0	Ø	0.	0_	80	OUT	OUT	OUT	OUT
1	0	0	0	0	.0	Q	t	81	OUT	оит	IN	OUT
1	0	0	0	0	0	1	0	82	OUT	OUT	OUT	IN
1	0	0	0	Q	0	1	1	83	OUT	OUT	IN	IN.
. 1	0	0	0	1	0	0	0	88	OUT	IN	OUT	OUT
1	0	0	0	1	Đ	0	1	89	OUT	IN	IN	OUT
1	0	0	Q	1	Ü	1	0	8A	OUT	IN	OUT	IN
1	0	0	0	1	0	1	1	88	OUT	1N	IN	IN
. 1	0	0	1	0	0	0	0	90	IN	OUT	OUT	OUT
1	0	0	1	Q	0	0	1	91	IN	OUT	IN	OUT
· 1	0	0	1	0	Q	1	o	92	IN	OUT	OUT	IN
1	0	Û	1	0	0	1	1	93	IN	OUT	IN.	IN
1	0	0	1	1	0	0	0	98	IN	IN	OUT	OUT
1	Q	0	1	1	0	0	1	99	IN	iN.	IN	OUT
1	0	0	1	1	0	1	. 0	9A	IN .	IN	OUT	IN
1	O	0	1	1	0	1	1	9 B	IN	IN	.IN	IN

Note 4: OUT indicates output port, and IN Indicates input port.

Table 4 Mode 1 control words -

				Co	ntro	ow k	vds					Grou	ір А				Gro	up B	
, D;	, D	 No D	ks	D4	D ₃	D ₂	10	D ₀	Неха-	Port A			Port C				Port C		Port B
									decimal		PC ₇	PC ₆	PC ₅	PC ₄	PC ₃	PC₂	PC ₁	PC₀	
1	a) 1		0	0	1	0	x	A4 A5	OUT	OBFA	ACKA	01	UΤ	INTRA	ACKB	OBF	INTRe	OUT
1	C) 1		0	0	1	1	х	A6 A7	OUT	OBFA	ACKA	-01	ut	INTRA	STBs	IBF ₆	INTR	IN
1	O) 1		0	i	1	0	x	AC AD	OUT	OBFA	ĀCK _A	- li	N	INTRA	ACK	OBFB	INTR	OUT
1	Q) 1		0	1	1	. 1	x	AE AF	OUT	OBFA	ACKA	l!	N	INTRA	STBa	lBF _B	INTR	IN
1	a) 1		1	0	1	0	x	B4 B5	IN	0	Ť	IBF _A	STBA	INTRA	ACK _B	OBFB	INTR _B	ουτ
1	0) 1		1	0	1	1	X	66 B7	Į N	0	UΤ	IBF _A	STBA	INTRA	STBB	IBF ₈	INTRe	iN
1	o) 1		1	i	1	0	x	BC BD	IN		N	IBF _A	STBA	INTRA	ACKB	OBFe	INTR ₆	OUT
1	C) 1		1	1	1	1	x	BE BF	IN	- 1	N]BF _A	STBA	INTRA	STBe	IBF _B	INTRB	IN

Note 5: Mode of group A and group B can be programmed independently.

6: It is not necessary for both group A and group B to be in mode 1.



PROGRAMMABLE PERIPHERAL INTERFACE

Table 5 Mode 2 control words

	_			(cr)	trot	WO	rds					Group A	4				Grou	ıp B	
		_		_					Hexa-				Port C			,	PortC	-	Port B
D7	D ₅	Dş	D ₄	. [D 3	D ₂	D ₁	Dq	decimal (Ex)	Port A	PC ₇	PC ₆	PC₅	PC4	PC ₃	PC ₂	PCt	PC₀	
1	1	×	х		x	0	0	0	CO	Bidirectional bus	OBFA	ACK,	IBFA	STBA	INTRA		OUT		OUT
1	1	Х	×		x	0	0	1	C1	Bidirectional , bus	OBFA	ACKA	IBF₄	STBA	INTRA		IN		OUT
1	<u> </u>	x	x		x	0	1	0	C2	Bidirectional bus	OBFA	ACKA	tBF _A	STBA	INTH		OUT		IN
Ť	1	x	×		X	0	1	1	C3	Bidirectional bus	OBFA	ACKA	IBFA	STBA	INTRA		IN		IN
1	1	×	X	_	x	1	0	×	C4	Bidirectional bus	OBFA	ACKA	18FA	STBA	INTRA	ACK	OBFe	INTRe	OUT
÷	1	×	×	_	x	1	1	х	C6	Bidirectional bus	OBFA	ACKA	IBFA	STBA	INTRA	STBB	IBF	INTR	1N

Table 6 Port C bit set/reset control words

			C	ont	lol	WO	rds						Po	rt C				Remarks
D ₁	D ₆	Ds	D	. 0	h l	D ₂	Di	D ₀	Hexa- decimal	PC ₇	PC ₆	PC ₅	PC ₄	PC₃	PC ₂	PC ₁	PC₀	
0	х	х	х)	0	0	0	00		-				-		0	
0	Х	Х	Х	()	Q	0	1	01		İ			<u></u>			1_	
Q	×	х	Х	()	0	1	0	02							0		
O	×	×	×	: 1)	0	1	1	03	[1		
. 0	х	×	Х)	1	0	0	04	1			ļ <u></u>	<u></u>	0			INTEs set/reset for mode 1 input
0	×	Х	×	. ()	1	0	1	05						1.			INTE _e set/reset for mode 1 output
0	х	×	X	: (0	1	1	0	06					0			<u> </u>	
0	×	X	×	()	 0	1	1	1	07					1				
0	×	×	×		1	0	0	0	08				0		Γ			INTE _A set/reset for mode 1 input
0	х	×	×		1	0	0	1	09			T .	1				<u>L</u> .	INTE ₂ set/reset for mode 2
0	х	Х	×	(1	0	1	0	QA.			0					L.	
0	×	. ,	· ×	ς	1	0	1	1	08			1	Γ					
0	x	. ×	` >	(1	1	0	0	9C		0		Γ	l	T			INTE _A set/reset for mode 1 output
0	×	` >	· >	(1	1	. 0	1	0D	1.	1		T				<u> </u>	INTE: set/reset for mode 2
0	X	•	()	<	1	1	1	0	0E	0							<u> </u>	
Q	Х	: >	()	·	1	1	1	1	0F	1			ļ .					<u> </u>

Note 7: The terminals of port C should be programmed for the output mode, before the bit set/reset operation is executed.

8: Also used for controlling the interrupt enable flag(INTE).

MITSUBISHI(MICMPTR/MIPRC) T_S

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Voc	Supply voltage		-0.5~7	1/
Vi	Input Voltage	With respect to Vss	-0.5~7	1/
Vo.	Output voltage		-0.5~7	1/2
Pd	Power dissipation	Ta=25℃	1000	mW
Topr	Operating free-air temperature range		-20~75	**
Tatg	Storage temperature range		-65~150	

RECOMMENDED OPERATING CONDITIONS (Ta=-20~75°C, unless otherwise noted)

Symbol	Parameter		Limits	:	11.10
	i wanasar	Min	Nom	Max	Unit
Vcc	Supply vollage	4.75	5	5, 25	>
Vss	Supply voltage (GND)		0		V

ELECTRICAL CHARACTERISTICS (Ta=-20~75°C, Vcc=5V±5%, Vss=0V, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		11-4	
	T draineter		rest conditions	Min	Тур	Max	Unit	
VIH	High-level input voitage			2.0		Vcc		
V _{IL}	Low-level input voltage			-0.5		0.8	V	
Von	High-level output voltage	Data bus	I _{QH} =-400μA					
тон	rigii-level olipat voltage	Port	I _{OH} =-200µA	2.4			٧	
Val	Low-level output voltage.	Data bus	I _{OL} =2.5mA					
*OL	con-toyot octifat younge.	Port	I _{OL} =1.7mA	1		0.45	V	
Іон	High-level output current (Note10)	V _{OH} =1.5V, R _{EXT} =750Ω	-1		-4	mΑ	
co	Supply current from Vcc					120	mA	
he	High-level input current		V _i =V _{cc}			±10	μA	
hL	Low-level input current		V _I =0V			±10	μA	
oz .	Off-state output current		V _a =0V~V _{cc}			±10	μA	
Cl	Input terminal capacitance		V _{IL} =V _{SS} , f=1MHz, 25mVrms T ₈ =25°C			10	pF	
Clvo	input/output terminal capacitance		V _{I/OL} =V _{SSr} (=1MHz, 25mVrms T _a =25°C			20	pF	

Note 9: Current flowing into an IC is positive; out is negative.
10: It is valid only for any 8 input/output pins of PB and PC.

TIMING REQUIREMENTS ($T_{e}=-20\sim75^{\circ}C$, $V_{co}=5$ V \pm 5 %, $V_{ss}=0$ V, unless otherwise noted)

Symbol	Prameter.	Test conditions		Limits	-	
	, Tantote:	Test conditions	Min	Тур	Max	Unit
tw(B)	Read pulse width		300			ns
tsu(PE-A)	Peripheral setup time before read		0			ns
h(A-PE)	Peripheral hold time after read		0	-	-	กร
tsu(A-R)	Address setup time before read		0			ns
th(H-A)	Address hold lime after read	-	0			ns
tw(w)	Write pulse width		300			лs
SU(DO-W)	Data setup time before write	· · · · · · · · · · · · · · · · · · ·	100			ns
h(w-pq)	Data hold time after write		30			ns
tsu(A-W)	Address setup time before write		0			ns
th(w-a)	Address hold time after write		20			ns
lw(AOK)	Acknowledge pulse width		300		f	пѕ
t _{W(STB)}	Strobe pulse width		500			ПВ
t _{au(PE-sta)}	Peripheral satup time before strobe		0			ne
th(are-PE)	Peripheral hold time after strobe		180			ns
to(RW)	Read/write cycle time		850			ns

MITSUBISHI LSIs

M5L8255AP-5

MITSUBISHI (MICMPTR/MIPRC)

T-52-33~65

PROGRAMMABLE PERIPHERAL INTERFACE

SWITCHING CHARACTERISTICS ($\tau_a=-20\sim75^{\circ}$; $V_{cc}=5$ V \pm 5 %, $V_{ss}=0$ V, unless otherwise noted)

				Limits		Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	Oill
tezy(R-DQ)	Propagation time from read to data output				200	វាន
lpvz(R-DQ)	Propagation time from read to data floating (Note11)		10		100	ns
tent(w-ee)	Propagation time from write to output				350	ns
(PLH(STE-IBF)	Propagation time from strobe to IBF flag				300	ns ns
PLH(STB-INTR)	Propagation time from strobe to interrupt		Ì	ļ	300	пѕ
TPHLIG-INTR)	Propagation time from read to interrupt	C _L =150pF			400	пв
tent(R-IBF)	Propagation time from read to IBF flag				300	ns
фиц(w-ита)	Propagation time from write to interrupt				850	ns
(PHL(W-GBF)	Propagation time from write to OBF flag				650	ns
PLH(ACK-OBF)	Propagation time from acknowledge to OBF flag	·			350	ns
PLH(ACK-INTR)	Propagation time from acknowledge to interrupt				350	ns
tpzy(ACK-PE)	Propagation time from acknowledge to data output				300	ns
PVZ(ACK-PE)	Propagation time from acknowledge to data floating (Notel 1)		20		250	ns

Note 11: Test conditions are not applied
12: A.C Testing waveform
Input pulse level
Input pulse rise time
Input pulse fall time
Reference level input

0.45~2.4V


0. 45~2. 4V 20ns 20ns V_{IH}=2V; V_{IL}=0. 8V V_{OH}=2V; V_{OL}=0. 8V


M5L8255AP-5


T-52-33-05


PROGRAMMABLE PERIPHERAL INTERFACE

TIMING DIAGRAM










MITSUBISHI LSIs


M5L8255AP-5

T-52-33-05

MITSUBISHI (MICMPTR/MIPRC)

PROGRAMMABLE PERIPHERAL INTERFACE






M5L8255AP-5

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

Mode2 Bidirectional



Note 13 : INTR-IBF • $\overline{\text{MASK}}$ • $\overline{\text{STB}}$ • $\overline{\text{RD}}$ + $\overline{\text{OBF}}$ • $\overline{\text{MASK}}$ • $\overline{\text{ACK}}$ • $\overline{\text{WR}}$

MITSUBISHI (MICMPTR/MIPRC)

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

CIRCUIT EXAMPLES FOR APPLICATIONS

1. Mode 0

An example of a circuit for an application using mode 0 is shown in Fig. 11.




Fig. 11 Circuit example for an application using mode 0.

in this example, the PPI is in mode 0, and the control word should be $10010000 \ (90_{16})$.

MVI A, 90#

OUT 03#

The PPI will be initialized by executing the above two instructions.

Then, for example, to read data from port A and to output data to port B and C, the following three instructions can be used.

IN 00# CPU A register ← Port A

OUT 01 # Port B ← A register

OUT 02# Port C ← A register

After setting the mode, each port operates as a normal port. After setting the mode, as shown in Fig. 11, to read data from port A, to output to port B, and to set the first bit of port C=1, the following four instructions can be used.

IN 00 # CPU A register. ← Port A

OUT 01 # Port B ← A register

MVI A, 01 # Bit-setting control word for PC₀
OUT 03# Outputting to control address

 $(\overline{CS} = "L", A_1 = A_0 = 1)$

The other bits of port C, in this case, are not affected.

T-52-33-05

MITSUBISHI(MICMPTR/MIPRC)

PROGRAMMABLE PERIPHERAL INTERFACE

2. Mode 1

An example of a circuit for an application using mode 1 is shown in Fig. 12.




Fig. 12 A circuit for an application using mode 1

Transferring data from a terminal unit to port A and sending a strobe signal to PC_4 will hold the data in the internal latch of the PPI, and PC_5 (IBF input buffer full flag) is set to highlevel. If a bit-set of PC_4 has been executed in advance, the CPU can be interrupted by the iNTR signal of PC_3 when the input data is latched in the PPI. In this way, port A becomes an interrupting port; and at the same time, port B can select its mode independently.

The actual program for the circuit of Fig. 12 is as follows:

MVI	A, B0#	Control word is 10110000, port A is the mode 1 input and the others are output
OUT MVI OUT EI HLT	03# A, 09# 03#	Outputting to the control address PC ₄ bit-set 00001001 Outputting to the control address Interrupt enable Halt

If the data has been set in a terminal unit, and the strobe signal has been input, then the data will be latched in port A and the CPU RST7.5 goes high-level. In the case of Fig. 11, a jump to $003C_{16}$ is executed to continue the program as follows:

003C₁₆ IN 00# CPU register A ← Port A
PC₃ interrupt signal becomes low-level
EI
RET

M5L8255AP-5

T-52-33-05

PROGRAMMABLE PERIPHERAL INTERFACE

3. Mode 2

An example of a circuit for an application using mode 2 is shown in Fig. 13.

In Fig. 13, the data bus of the slave system is connected with the corresponding PPI A bit of the master station. The input port consists of a three-state buffer and gate B which allow the slave CPU to read flag outputs (IBF, OBF) of the PPI as data.

When the following instruction is executed in this example, the action is as described:

IN 01 # (reading in from 01₁₆ input port)

The data which is made up of the least significant bit (D_0) , the $\overline{\sf OBF}$ (output buffer full flag output) and the next least significant bit (D_1) , the IBF (input buffer full flag output) will be read into the slave CPU.

When the following instruction is executed, the action is as described:

IN 00# (reading in from 00₁₆ input port)

ACK (PC₆) of the PPI becomes low-level by gate C₁ and the contents of the port A output latch will be read into the slave CPU.

When the following instruction is executed, the action is as described:

OUT 00# (writing out to 0016 output port)

STB (PC₄) of the PPI becomes low-level by gate D, then the contents of the slave CPU register A will be written into the port A input latch of the PPI.

Actual operations are as follows:

- 1. PPI is set in mode 2 by the master CPU (03 address).
- The master CPU writes the data, which is transferred to the slave CPU, into port A of the PPI (in turn, OBF becomes low-level).
- The slave CPU continues to read the state of flags (OBF and IBF) as data while OBF is high-level (i.e. no data from the master CPU).

- 4. When the slave CPU senses that OBF has become low-level, the slave CPU starts to read the data from 00₁₆ (Which is the input address for the preceding data) which is in the output latch of port A (in turn, OBF returns to high-level).
- 5. During this period, the master CPU reads the status flags (reading in from 02 of port C) and checks the states of both the bit 7 (OBF) and bit 5 (IBF). If OBF is low-level, it indicates that the slave CPU has not yet received the data; so the master does not write new data. If OBF is high-level, the master CPU writes the next data.
- When data is to be transferred to the master CPU, the contents of the slave CPU A register will be transmited to the port input latch of the PPI. The slave CPU transfers the data to address 00₁₆ (in turn, the IBF becomes highlevel).
- The master CPU transfers data to port C and then checks the status flag. If the input latch contains data from the slave CPU, which is indicated by IBF having a high-level output, the data is read from port (00₁₆) (in turn, the IBF returns to low-level).
- The slave CPU reads the status flag from 01₁₈ to determine if IBF has returned to low-level. If it has not, new data will not be written as long as IBF is high-level.
- In this way, data can be exchanged. Since there are two sets of independent registers, input latch and output latch, used by port A of the PPI, it is not necessary to alternate input/output transfers.

A program which has operating functions as described above, is explained as follows.

The operation, in mode 2, for group A of the PPI is considered here.





Fig. 13 A circuit for an application using mode 2


M5L8255AP-5

T-57-33-05


PROGRAMMABLE PERIPHERAL INTERFACE


- Master CPU subroutine for transmitting data to the slave
 CPU
- 2. Subroutine for receiving data from the slave CPU.





- Slave CPU subroutine for transmitting data to the master CPU.
- 4. Subroutine for receiving data from the master CPU.





M5L8255AP-5

PROGRAMMABLE PERIPHERAL INTERFACE

4. Address Decoding

Address decoding with multiple PPI units is shown in Figs. 14 and 15. These are functionally equal.

The same address data is output to both the upper and lower 8 bits address bus with the execution of IN or OUT instruction by the CPU.

5. PPI initialization

It is advisable to rest the PPI with a system initial reset and to select the mode at the beginning of a system program. The initial state of the PPI used as an output port is shown in Flg. 16.




Fig. 14 PPI address decoding (case 1)




Fig. 15 PPI address decoding (case 2)




Fig. 16 PPI Initialization

Note 14: Period of reset pulse must be at least 50 µs during or atter power on. Subsequent reset pulse can be 500ns minimum.