

ADVANCE INFORMATION

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

ML926/7 REMOTE CONTROL RECEIVERS (With Momentary Outputs)

The ML926 and ML927 are MOS LSI monolithic circuits for use as receivers of remote control signals for television control and many other applications. They are general purpose devices each receiving sixteen of the thirty-two codes transmitted by the SL490 circuit as pulse position modulation (PPM).

OSCILLATOR TIME CONSTANT 2 ML 7 C PPM INPUT 3 926/7 6 B + VSS 4 5 A DP 8

Fig. 1 Pin connections

FEATURES

- Minimum Package Size 8-Lead Minidip
- Four Outputs Indicate in Binary the Code
 Currently Being Received, and Are Switched Off
 (Low) When No Valid Code is Detected.
- On-Chip Oscillator
- High Power, Free Drain, Output Buffers

OPERATING NOTES

The receiver operates on a timescale fixed by an internal oscillator and its external timing components. The oscillator may be adjusted to any value between 15Hz and 150kHz (allowing different receivers to respond to differ – ent transmission rates within the same area).

A counter is reset whenever a pulse is received, and allowed to count at half the oscillator frequency. For example, take an oscillator frequency of 1.5kHz:—

Resetting is blocked for the first 14 ms and windows from 14ms to 22ms and from 22ms to 40ms determine whether a '1' or a '0' is present. Periods between pulses of 40ms to 80ms are recognised as word intervals. Checks are made to ensure 6 pulses, or 5 bits, are received for a word to be valid, and only after two consecutive and identical words is the receiver allowed to respond to the incoming code.

The ML926 responds only to codes 00001 to 01111 from the SL490 transmitter whereas the ML927 responds to codes 10001 to 11111.

PPM INPUT OSCILLATOR O

Fig 2 Block diagram

ABSOLUTE MAXIMUM RATINGS

 V_{DD} supply and inputs w.r.t. Vss +0.3V to -25V Storage temperature -55° C to $+125^{\circ}$ C Operating temperature ambient -10° C to $+65^{\circ}$ C




Fig. 3 Test circuit

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

 $V_{DD} = -16V$ $T_{amb} = 25^{\circ}C$

Characteristic	Pin	Value			Units	Conditions
Characteristic	FHI	Min.	Тур.	Max.	Ullits	Conditions
Operating supply voltage range Current consumption	1	12 2	14 3	18 4	V mA	
PPM input Input logic level high Input logic level low Input pulse width	3 3 3	-1 V _{DD} 1		O -6 22T _{osc}	V ν μsec	$T = \frac{1}{f_{osc}}$
Oscillator time constant See Note 1						
Oscillator frequency	2	15	3k	150k	Hz Hz	Typical TC: 22nF to Vss
Variation wrt V _{DD}			1		%/ V	100k to V _{DD}
Output voltage high Output device leakage (Output OFF)	5-8 5-8	- 1.5		0 1	V μA	R _L = 3.0K to VDD

Note 1.
$$R_{osc}$$
 (Pin 2) is $47k\Omega \rightarrow 200k\Omega$, $f_{OSC} \simeq \frac{1}{0.15CR}$

PIN FUNCTIONS

1. V_{DD}

-14V to -18V power supply

2. Oscillator time constant

An RC time constant of a capacitor and resistor at this pin defines the internal clock frequency. The clock frequency may be varied from 15Hz to 150kHz.

3. PPM input

The output of the 'front end' amplifier is connected to this pin; the signal must consist of a normal logic 'low' level with pulses to logic 'high' corresponding to the PPM pulses from the transmitter.

4. Vss 0V (ground)

5-8. A,B,C,D

Four open drain high power transistors give a binary coded output of the valid code being received.

www.datasheetcatalog.com

	Momentary binary outputs					
Transmitter Code	ML926	ML927				
EDCBA	DCBA	DCBA				
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1	0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 1 0 0 0 0 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
Table 1 Response to SI 490 codes						

Table 1 Response to SL490 codes