Document Title

512Kx8 Bit High Speed Static RAM(5.0V Operating).
Operated at Commercial and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>				<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with I	Preliminary.			September. 7. 2001	Preliminary
Rev. 0.1	Change Icc. Isb an	d Isb1			November, 3. 2001	Preliminary
	Item	1	Previous	Current		
		10ns	90mA	65mA		
	ICC(Commercial)	12ns	80mA	55mA		
		15ns	70mA	45mA		
		10ns	115mA	85mA		
	ICC(Industrial)	12ns	100mA	75mA		
		15ns	85mA	65mA		
	ISB		30mA	20mA		
	ISB1(Nor	mal)	10mA	5mA		
Rev. 0.2	1. Correct AC para 2. Corrrect Power p 3. Delete Data Rete	oart : Delete "P	-Industrial,Low Powe	er" part	November, 23. 2001	Preliminary
Rev. 0.3	1. Delete 15ns spe 2. Change Icc for Ir				December, 18. 2001	Preliminary
	Item		Previous	Current		
		10ns	85mA	75mA		
	ICC(Industrial)	12ns	75mA	65mA		
Rev. 1.0	Final datasheet in 2. Delete 12ns spe Delete UB,LB re Correct Read Cy	ed bin. leated AC char	racteristics and timin form(2).	g diagram.	July, 09, 2002	Final
Rev. 2.0	1. Add the Lead From	ee Package ty	pe.		July. 26, 2004	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



CMOS SRAM

4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power			
1M x4	K6R4004C1D-J(K)C(I) 10	5	10	J : 32-SOJ				
I IVI X4	K6R4004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range			
	K6R4008C1D-J(K,T,U)C(I) 10	5	10	J: 36-SOJ K: 36-SOJ(LF)				
512K x8	K6R4008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF)	L : Commercial Temperature ,Low Power Range			
	K6R4016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	P : Industrial Temperature ,Low Power Range			
256K x16	K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA				



512K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10ns(Max.)
- Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R4008C1D-10:65mA(Max.)

- Single 5.0V±10% Power Supply
- · TTL Compatible Inputs and Outputs
- · Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- · Standard Pin Configuration

K6R4008C1D-J: 36-SOJ-400

K6R4008C1D-K : 36-SOJ-400(Lead-Free) K6R4008C1D-T : 44-TSOP2-400BF


K6R4008C1D-U: 44-TSOP2-400BF(Lead-Free)

Operating in Commercial and Industrial Temperature range.

GENERAL DESCRIPTION

The K6R4008C1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008C1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008C1D is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.


FUNCTIONAL BLOCK DIAGRAM





CMOS SRAM

PIN CONFIGURATION (Top View)



N.C A0 A1 A2 A3 A4 CS I/O1 I/O2 Vss I/O3 I/O4 WE A5 A6 A7	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	4	4-TSOF	9 2	444 433 422 411 400 339 338 37 36 335 331 332 331 330 29 28 27	N.C N.C N.C A18 A17 A16 A15 OE I/O8 I/O7 Vss Vcc I/O6 I/O5 A14 A13 A12 A11	
A 8	19				26	A10	
A 9	20				25	N.C	
N.C	21				24	N.C	
N.C	22				23	N.C	

PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parar	meter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	VIN, VOUT	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



CMOS SRAM

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at industrial temperature range.
** VIL(Min) = -2.0V a.c(Pulse Width $\leq 8ns$) for $I \leq 20mA$.
*** VIH(Max) = VCC + 2.0V a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter Symbol Test Conditions				Min	Max	Unit	
Input Leakage Current	lli	Vin=Vss to Vcc	VIN=Vss to Vcc				μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc				2	μΑ
On a matting of Command	Icc	Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA	Com.	10ns	-	65	^
Operating Current			Ind.	10ns	-	75	mA
	Isb	Min. Cycle, СS=Vін			-	20	A
Standby Current	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	5	mA	
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Vон	IoH=-4mA			2.4	-	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Cı/o	V _{I/O} =0V	-	8	pF
Input Capacitance	Cin	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



CMOS SRAM

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*

Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

^{*}The above test conditions are also applied at industrial temperature range.


Output Loads(A)

DOUT $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ 30pF*

* Capacitive Load consists of all components of the test environment.

Output Loads(B)

for thz, tLz, tWHz, tOW, tOLZ & tOHZ



* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Sumbal	K6R400	Unit	
Parameter	Symbol	Min	Max	Unit
Read Cycle Time	trc	10	-	ns
Address Access Time	taa	-	10	ns
Chip Select to Output	tco	-	10	ns
Output Enable to Valid Output	toe	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tonz	0	5	ns
Output Hold from Address Change	tон	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	ns
Chip Selection to Power DownTime	tpp	-	10	ns

^{*} The above parameters are also guaranteed at industrial temperature range.



CMOS SRAM


WRITE CYCLE*

Damanatan	0	K6R400	1124		
Parameter	Symbol	Min	Max	Unit	
Write Cycle Time	twc	10	-	ns	
Chip Select to End of Write	tcw	7	-	ns	
Address Set-up Time	tas	0	-	ns	
Address Valid to End of Write	taw	7	-	ns	
Write Pulse Width(OE High)	twp	7	-	ns	
Write Pulse Width(OE Low)	twP1	10	-	ns	
Write Recovery Time	twr	0	-	ns	
Write to Output High-Z	twnz	0	5	ns	
Data to Write Time Overlap	tow	5	-	ns	
Data Hold from Write Time	tDH	0	-	ns	
End of Write to Output Low-Z	tow	3	-	ns	


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(WRITE CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or Vol levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=V_{IL}.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.



CMOS SRAM





Rev. 2.0 July 2004

CMOS SRAM

NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write. 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

 9. Dout is the read data of the new address.

- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.


FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	Χ	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

* X means Don't Care.



CMOS SRAM





Rev. 2.0 July 2004