VIPER06



Energy saving high voltage converter for direct feedback

Datasheet - production data





Figure 1: Typical application



Applications

- Replacement of capacitive power supplies
- Home appliances
- Power metering
- LED drivers

Description

The VIPER06 is an offline converter with an 800 V avalanche rugged power section, a PWM controller, a user-defined overcurrent limit, open-loop failure protection, hysteretic thermal protection, soft startup and safe auto-restart after any fault condition. The device is able to power itself directly from the rectified mains, eliminating the need for an auxiliary bias winding. Advanced frequency jittering reduces EMI filter cost. Burst mode operation and the device's very low power consumption both help to meet the standards set by energy-saving regulations.

Features

- 800 V avalanche rugged power section
- PWM operation with frequency jittering for low EMI
- Operating frequency:
 - 30 kHz for VIPER06Xx
 - 60 kHz for VIPER06Lx
 - 115 kHz for VIPER06Hx
- No need for an auxiliary winding in low-power applications
- Standby power < 30 mW at 265 V_{AC}
- Limiting current with adjustable set point
- On-board soft-start
- Safe auto-restart after a fault condition
- Hysteretic thermal shutdown


Cont	tents
------	-------

1	Block di	agram	3
2	Typical	power	3
3	Pin setti	ings	4
4	Electrica	al data	5
	4.1	Maximum ratings	5
	4.2	Thermal data	5
	4.3	Electrical characteristics	7
5	Typical	electrical characteristics	9
6	Typical	circuit	12
7	Power s	ection	14
8	High vol	Itage current generator	14
9	Oscillate	or	15
10	Soft star	rtup	15
11		ble current limit set point	
12		and COMP pin	
13	Burst m	ode	17
14	Automa	tic auto-restart after overload or short-circuit	18
15	Open-lo	op failure protection	19
16		guidelines and design recommendations	
17	Package	e information	22
	17.1	SSO10 package information	22
	17.2	DIP-7 package information	
18	Ordering	g information	26
19	Revision	n history	27

VIPER06 Block diagram

1 Block diagram

Figure 2: Block diagram



2 Typical power

Table 1: Typical power

Dout number	23		85-265 V _{AC}		
Part number	Adapter (1)	Open frame (2)	Adapter (1)	Open frame (2)	
VIPER06	6 W	8 W	4 W	5 W	

Notes:


 $^{{}^{(1)}\}text{Typical}$ continuous power in non-ventilated enclosed adapter measured at 50 ${}^{\circ}\text{C}$ ambient.

⁽²⁾ Maximum practical continuous power in an open-frame design at 50 °C ambient, with adequate heat sinking.

Pin settings VIPER06

3 Pin settings

Figure 3: Connection diagram (top view)





The copper area for heat dissipation has to be designed under the DRAIN pins.

Table 2: Pin description

Pi	Pin		·
DIP-7	SSO10	Name	Function
1	1	GND	Connected to the source of the internal power MOSFET and controller ground reference.
2	2	VDD	Supply voltage of the control section. This pin provides the charging current of the external capacitor.
3	3	LIM	This pin allows setting the drain current limitation. The limit can be reduced by connecting an external resistor between this pin and GND. Pin left open if default drain current limitation is used.
4	4	FB	Inverting input of the internal transconductance error amplifier. Connecting the converter output to this pin through a single resistor results in an output voltage equal to the error amplifier reference voltage (see V _{FB_REF} in <i>Table 6: "Supply section"</i>). An external resistor divider is required for higher output voltages.
5	5	СОМР	Output of the internal transconductance error amplifier. The compensation network has to be placed between this pin and GND to achieve stability and good dynamic performance of the voltage control loop. The pin is used also to directly control the PWM with an optocoupler. The linear voltage range extends from V _{COMPL} to V _{COMPH} (<i>Table 6: "Supply section"</i>).
7, 8	6-10	DRAIN	High-voltage drain pins. The built-in high-voltage switched startup bias current is drawn from these pins too. Pins connected to the metal frame to facilitate heat dissipation.

VIPER06 Electrical data

4 Electrical data

4.1 Maximum ratings

Table 3: Absolute maximum ratings

Symbol Pin (DIP-7)		Parameter	V	Unit	
		Parameter	Min.	Max.	Unit
V _{DRAIN}	7, 8	Drain-to-source (ground) voltage		800	V
Eav	7, 8	Repetitive avalanche energy (limited by T _J = 150 °C)		2	mJ
Iar	7, 8	Repetitive avalanche current (limited by T _J = 150 °C)		1	Α
IDRAIN	7, 8	Pulse drain current (limited by T _J = 150 °C)		2.5	Α
VCOMP	5	Input pin voltage	-0.3	3.5	V
V _{FB}	4	Input pin voltage	-0.3	4.8	V
V _{LIM}	3	Input pin voltage	-0.3	2.8	V
V _{DD}	2	Supply voltage	-0.3	Self- limited	V
I _{DD}	2	Input current		20	mA
D		Power dissipation at T _A < 40 °C (DIP-7)		1	W
Ртот		Power dissipation at T _A < 50 °C (SSO10)		1	W
TJ		Operating junction temperature range	-40	150	°C
T _{STG}		Storage temperature	-55	150	°C

4.2 Thermal data

Table 4: Thermal data


Symbol	Parameter	Max. value SSO10	Max. value DIP-7	Unit
R _{thJP}	Thermal resistance junction pin (dissipated power = 1 W)	35	40	°C/W
R _{thJA}	Thermal resistance junction ambient (dissipated power = 1 W)	145	110	°C/W
R _{thJA}	Thermal resistance junction ambient (dissipated power = 1 W) (1)	90	90	°C/W

Notes:

 $^{^{(1)}}$ When mounted on a standard single side FR4 board with 100 mm² (0.155 sq in) of Cu (35 μ m thick).

Electrical data VIPER06

Figure 4: Rthja vs A



VIPER06 Electrical data

4.3 Electrical characteristics

 $(T_J = -25 \text{ to } 125 \,^{\circ}\text{C}, \, V_{DD} = 14 \,^{\circ}\text{V}^{a} \text{ unless otherwise specified}).$

Table 5: Power section

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{BVDSS}	Breakdown voltage	I _{DRAIN} = 1 mA, V _{COMP} = GND, T _J = 25 °C	800			٧
loff	OFF state drain current	V _{DRAIN} = max rating, V _{COMP} = GND			60	μΑ
D	Drain-source on-state resistance	I _{DRAIN} = 0.2 A, T _J = 25 °C			32	Ω
R _{DS(on)}	Drain-source on-state resistance	I _{DRAIN} = 0.2 A, T _J = 125 °C			67	Ω
Coss	Effective (energy related) output capacitance	V _{DRAIN} = 0 to 640 V		10		рF

Table 6: Supply section

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Voltage				,		
V _{DRAIN_START}	Drain-source startup voltage		25		45	V
I _{DDch1}	Startup charging current	V _{DRAIN} = 100 V to 640 V, V _{DD} = 4 V	-0.6		-1.8	mA
I _{DDch2}	Charging current during operation	V _{DRAIN} = 100 V to 640 V, V _{DD} = 9 V falling edge	-7		-14	mA
V_{DD}	Operating voltage range		11.5		23.5	V
$V_{DDclamp}$	V _{DD} clamp voltage	I _{DD} = 15 mA	23.5			V
V_{DDon}	V _{DD} startup threshold		12	13	14	V
V_{DDCSon}	VDD on internal high-voltage current generator threshold		9.5	10.5	11.5	V
V_{DDoff}	V _{DD} undervoltage shutdown threshold		7	8	9	V
Current						
I _{DD0}	Operating supply current, not switching	Fosc = 0 kHz, V _{COMP} = GND			0.6	mA
		V _{DRAIN} = 120 V, F _{OSC} = 30 kHz			1.3	mA
I_{DD1}	Operating supply current, switching	V _{DRAIN} = 120 V, F _{OSC} = 60 kHz			1.45	mA
	Switching	V _{DRAIN} = 120 V, F _{OSC} = 115 kHz			1.6	mA
DDoff	Operating supply current with VDD < VDDoff	V _{DD} = 5 V			0.35	mA
I _{DDol}	Open-loop failure current threshold	V _{DD} = V _{DDclamp} V _{COMP} = 3.3 V	4			mA

 $^{^{\}rm a}$ Adjust VDD above VDDon startup threshold before setting to 14 V.





Electrical data VIPER06


Table 7: Controller section


		Table 7: Controller section				
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Error amplif	ier		'			
V _{REF_FB}	FB reference voltage		3.2	3.3	3.4	V
FB_PULL UP	Current pull-up			-1		μΑ
G _M	Transconductance			2		mA/V
Current sett	ing (LIM) pin	'				
V _{LIM_LOW}	Low-level clamp voltage	I _{LIM} = -100 μA		0.5		V
Compensati	on (COMP) pin	·				
V _{COMPH}	Upper saturation limit	T _J = 25 °C		3		V
V _{COMPL}	Burst mode threshold	T _J = 25 °C	1	1.1	1.2	V
V _{COMPL_HYS}	Burst mode hysteresis	T _J = 25 °C		40		mV
Нсомр	ΔVCOMP / ΔIDRAIN		3		6	V/A
RCOMP(DYN)	Dynamic resistance	V _{FB} = GND		15		kΩ
	Source / sink current	V _{FB} > 100 mV		150		μΑ
СОМР	Max source current	V _{COMP} = GND, V _{FB} = GND		220		μΑ
Current limi	tation	,				'
I _{Dlim}	Drain current limitation	$I_{LIM} = -10 \mu A, V_{COMP} = 3.3 V,$ $T_{J} = 25 ^{\circ}C$	0.32	0.35	0.38	А
tss	Soft-start time			8.5		ms
T _{ON_MIN}	Minimum turn-on time				450	ns
I _{Dlim_bm}	Burst mode current limitation	V _{COMP} = V _{COMPL}		85		mA
Overload		•				
tovL	Overload time			50		ms
trestart	Restart time after fault			1		s
Oscillator se	ection					
		VIPER06Xx	27	30	33	kHz
Fosc	Switching frequency	VIPER06Lx	54	60	66	kHz
		VIPER06Hx	103	115	127	kHz
		Fosc = 30 kHz		±2		kHz
F_D	Modulation depth	Fosc = 60 kHz		±4		kHz
	·	Fosc = 115 kHz		±8		kHz
F _M	Modulation frequency		1	230		Hz
D _{MAX}	Maximum duty cycle		70		80	%
Thermal shu	, ,	·				
T _{SD}	Thermal shutdown temperature		150	160		°C
T _{HYST}	Thermal shutdown hysteresis			30		°C
	,	I .	- 1	1	1	


5 Typical electrical characteristics














577

Figure 11: ICOMP vs TJ ₽@25°C 1.08 1.04 1.00 0.96 0.92 0.88 0.84 0.80 -50 50 100 150 T_J [°C] AMG020120170910MT

Figure 12: Operating supply current
(no switching) vs T_J

I_{DD0} / I_{DD0}@25°C

1.08

1.04

1.00

0.96

0.92

0.88

0.84

0.80

-50

0

50

100

150

T_J [°C]

AMG020120170911MT

Figure 13: Operating supply current (switching) vs TJ I_{DD1} / I_{DD1}@25°C 1.10 1.05 1.00 0.95 0.90 0.85 0.80 0.75 0.70 0.65 0.60 -50 T_J [°C] AMG020120170912MT




Figure 15: Power MOSFET on-resistance vs T_J

RDSON/(RDSON@ 25 °C)

2.1

1.7

1.3

0.9

0.5

-50.00

0.00

50.00

100.00

150.00

AMG020120170914MT





Figure 17: Thermal shutdown





Typical circuit VIPER06

6 Typical circuit

Figure 18: Flyback converter (non-isolated output)





Figure 19: Flyback converter (isolated output)



VIPER06 Typical circuit

Figure 20: Flyback converter (isolated output without optocoupler)





Figure 21: Buck converter



Power section VIPER06

7 Power section

The power section is implemented with an N-channel power MOSFET with a breakdown voltage of 800 V min. and a typical $R_{DS(on)}$ of 32 Ω . It includes a SenseFET structure to allow virtually lossless current sensing and the thermal sensor.

The gate driver of the power MOSFET is designed to supply a controlled gate current during both turn-ON and turn-OFF in order to minimize common-mode EMI. During UVLO conditions, an internal pull-down circuit holds the gate low in order to ensure that the power MOSFET cannot be turned ON accidentally.

8 High voltage current generator

The high-voltage current generator is supplied by the DRAIN pin. At the first startup of the converter it is enabled when the voltage across the input bulk capacitor reaches the V_{DRAIN_START} threshold, sourcing a I_{DDch1} current (see *Table 6: "Supply section"*). As the V_{DD} voltage reaches the V_{DDon} threshold, the power section starts switching and the high-voltage current generator is turned OFF. The VIPER06 is powered by the energy stored in the V_{DD} capacitor.

In a steady-state condition, if the self-biasing function is used, the high-voltage current generator is activated between V_{DDCSon} and V_{DDon} (see *Table 6: "Supply section "*), delivering I_{DDch2}, see *Table 6: "Supply section "* to the V_{DD} capacitor during the MOSFET off-time (see *Figure 22: "Power-on and power-off"*).

The device can also be supplied through the auxiliary winding in which case the high-voltage current source is disabled during steady-state operation, provided that VDD is above V_{DDCSon} .

At converter power-down, the V_{DD} voltage drops and the converter activity stops as it falls below the V_{DD} threshold (see *Table 6: "Supply section"*).




Figure 22: Power-on and power-off

VIPER06 Oscillator

9 Oscillator

The switching frequency is internally fixed at 30 kHz or 60 kHz or 115 kHz (respectively part numbers VIPER06Xx, VIPER06Lx and VIPER06Hx).

The switching frequency is modulated by approximately ± 3 kHz (30 kHz version) or ± 4 kHz (60 kHz version) or ± 8 kHz (115 kHz version) at 230 Hz (typical) rate, so that the resulting spread spectrum action distributes the energy of each harmonic of the switching frequency over a number of sideband harmonics having the same energy on the whole, but smaller amplitudes.

10 Soft startup

During the converter's startup phase, the soft-start function progressively increases the cycle-by-cycle drain current limit, up to the default value I_{Dlim}. In this way the drain current is further limited and the output voltage is progressively increased, reducing the stress on the secondary diode. The soft-start time is internally fixed to t_{SS}, see typical value in *Table 7:* "Controller section", and the function is activated for any attempt of converter startup and after a fault event.

This function helps prevent saturation of the transformer during startup and short-circuit.

11 Adjustable current limit set point

The VIPER06 includes a current-mode PWM controller. The drain current is sensed cycle-by-cycle through the integrated resistor R_{SENSE} and the voltage is applied to the non-inverting input of the PWM comparator, see *Figure 2: "Block diagram"*. As soon as the sensed voltage is equal to the voltage derived from the COMP pin, the power MOSFET is switched OFF.

In parallel with the PWM operations, the comparator OCP, see *Figure 2: "Block diagram"*, checks the level of the drain current and switches OFF the power MOSFET in case the current is higher than the threshold I_{Dlim}, see *Table 7: "Controller section"*.

The level of the drain current limit I_{Dlim} can be reduced using a resistor R_{LIM} connected between the LIM and GND pins. Current is sunk from the LIM pin through the resistor R_{LIM} and the setup of I_{Dlim} depends on the level of this current. The relation between I_{Dlim} and R_{LIM} is shown in *Figure 14: "IDlim vs RLIM"*.

When the LIM pin is left open or if R_{LIM} has a high value (i.e. > 80 k Ω), the current limit is fixed to its default value, I_{Dlim} , as given in *Table 7: "Controller section"*.

12 FB pin and COMP pin

The device can be used both in non-isolated and isolated topology. In non-isolated topology, the feedback signal from the output voltage is applied directly to the FB pin as the inverting input of the internal error amplifier having the reference voltage, V_{REF_FB}, see *Table 7: "Controller section"*.

The output of the error amplifier sources and sinks the current, I_{COMP}, respectively to and from the compensation network connected on the COMP pin. This signal is then compared in the PWM comparator with the signal coming from the SenseFET in order to switch off the power MOSFET on a cycle-by-cycle basis. See the *Figure 2: "Block diagram"* and the *Figure 23: "Feedback circuit"*.

When the power supply output voltage is equal to the error amplifier reference voltage, V_{REF_FB}, a single resistor has to be connected from the output to the FB pin. For higher output voltages the external resistor divider is needed. If the voltage on the FB pin is accidentally left floating, an internal pull-up protects the controller.

The output of the error amplifier is externally accessible through the COMP pin and it's used for the loop compensation, usually an RC network.

As shown in *Figure 23: "Feedback circuit"*, in case of an isolated power supply, the internal error amplifier has to be disabled (FB pin shorted to GND). In this case an internal resistor is connected between an internal reference voltage and the COMP pin, see *Figure 23: "Feedback circuit"*. The current loop has to be closed on the COMP pin through the optotransistor in parallel with the compensation network. The V_{COMP} dynamic range is between V_{COMPL} and V_{COMPH} shown in *Figure 24: "COMP pin voltage versus IDRAIN"*.

When the voltage V_{COMP} drops below the voltage threshold V_{COMPL} , the converter enters burst mode, see *Section 13: "Burst mode"*.

When the voltage V_{COMP} rises above the V_{COMPH} threshold, the peak drain current, as well as the deliverable output power, will reach its limit.




Figure 23: Feedback circuit

VIPER06 Burst mode

IDRAIN

IDIIM

DIIM

VCOMPL

VCOMPH

AMG020120170922MT

Figure 24: COMP pin voltage versus IDRAIN

13 Burst mode

When the voltage V_{COMP} drops below the threshold, V_{COMPL} , the power MOSFET is kept in the OFF state and the consumption is reduced to the I_{DD0} current, as reported on *Table 6:* "Supply section". In reaction to the loss of energy, the V_{COMP} voltage increases and as soon as it exceeds the threshold $V_{\text{COMPL}} + V_{\text{COMPL}}$, the converter starts switching again with a level of consumption equal to the I_{DD1} current. This ON-OFF operation mode, referred to as "burst mode" and shown in *Figure 25:* "Load-dependent operating modes: timing waveforms", reduces the average frequency, which can go down even to a few hundreds hertz, thus minimizing all frequency-related losses and making it easier to comply with energy-saving regulations. During burst mode, the drain current limit is reduced to the value $I_{\text{Dlim}_\text{bm}}$ (given in *Table 7:* "Controller section") in order to avoid the audible noise issue.




Figure 25: Load-dependent operating modes: timing waveforms

14 Automatic auto-restart after overload or short-circuit

The overload protection is implemented automatically using the integrated up-down counter. Every cycle, it is incremented or decremented depending upon the current logic detection of the limit condition or not. The limit condition is the peak drain current, Inlim given in Table 7: "Controller section" or the one set by the user through the RIIM resistor. shown in Figure 14: "IDlim vs RLIM". After the reset of the counter, if the peak drain current is continuously equal to the level IDlim, the counter will be incremented until the fixed time, toyL, at which point the power MOSFET switch ON will be disabled. It will be activated again through the soft-start after the trestart time (see Figure 26: "Timing diagram: OLP sequence (IC externally biased)" and Figure 27: "Timing diagram: OLP sequence (IC internally biased)") and the time values mentioned in Table 7: "Controller section".

For overload or short-circuit events, the power MOSFET switching will be stopped after a period of time dependent upon the counter with a maximum equal to tovi. The protection sequence continues until the overload condition is removed, see Figure 26: "Timing diagram: OLP sequence (IC externally biased)" and Figure 27: "Timing diagram: OLP sequence (IC internally biased)". This protection ensures a low repetition rate of restart attempts of the converter, so that it works safely with extremely low power throughput and avoids overheating the IC in case of repeated overload events. If the overload is removed before the protection tripping, the counter will be decremented cycle-by-cycle down to zero and the IC will not be stopped.





Figure 26: Timing diagram: OLP sequence (IC externally biased)

Figure 27: Timing diagram: OLP sequence (IC internally biased)



15 Open-loop failure protection

If the power supply has been designed using flyback topology and the VIPER06 is supplied by an auxiliary winding, as shown in *Figure 28: "FB pin connection for non-isolated flyback"* and *Figure 29: "FB pin connection for isolated flyback"*, the converter is protected against feedback loop failure or accidental disconnections of the winding.

The following description is applicable for the schematics of *Figure 28: "FB pin connection for non-isolated flyback"* and *Figure 29: "FB pin connection for isolated flyback"*, respectively the non-isolated flyback and the isolated flyback.

If R_H is open or R_L is shorted, the VIPER06 works at its drain current limitation. The output voltage, V_{OUT} , will increase as does the auxiliary voltage, V_{AUX} , which is coupled with the output through the secondary-to-auxiliary turns ratio.

As the auxiliary voltage increases up to the internal V_{DD} active clamp, $V_{DDclamp}$ (the value is given in *Table 7: "Controller section"*) and the clamp current injected on the VDD pin exceeds the latch threshold, I_{DDol} (the value is given in *Table 7: "Controller section"*), a fault signal is internally generated.

In order to distinguish an actual malfunction from a bad auxiliary winding design, both the above conditions (drain current equal to the drain current limitation and current higher than I_{DDol} through the VDD clamp) have to be verified to reveal the fault.

If R_L is open or R_H is shorted, the output voltage, V_{OUT} , will be clamped to the reference voltage V_{REF_FB} (for non-isolated flyback) or to the external TL voltage reference (for isolated flyback).




Figure 28: FB pin connection for non-isolated flyback




Figure 29: FB pin connection for isolated flyback

16 Layout guidelines and design recommendations

A proper printed circuit board layout is essential for correct operation of any switch-mode converter and this is true for the VIPer06 as well. Also some trick can be used to make the design rugged versus external influences.

Careful component placing, correct traces routing, appropriate traces widths and compliance with isolation distances are the major issues.

The main reasons to have a proper PCB routing are:

- Provide a noise free path for the signal ground and for the internal references, ensuring good immunity against switching noises
- Minimize the pulsed loops (both primary and secondary) to reduce the electromagnetic interferences, both radiated and conducted and passing more easily the EMC regulations.

The below list can be used as guideline when designing a SMPS using VIPer06.

- Signal ground routing should be routed separately from power ground and, in general, from any pulsed high current loop;
- Connect all the signal ground traces to the power ground, using a single "star point", placed close to the IC GND pin;
- With flyback topologies, when the auxiliary winding is used, it is suggested to connect
 the VDD capacitor on the auxiliary return and then to the main GND using a single
 track;
- The compensation network should be connected as close as possible to the COMP pin, maintaining the trace for the GND as short as possible;

57

- A small bypass capacitor (a few hundreds pF up to 0.1 μ F) to GND might be useful to get a clean bias voltage for the signal part of the IC and protect the IC itself during EFT/ESD tests. A low ESL ceramic capacitor should be used, placed as close as possible to the VDD pin;
- When using SO16N package it is recommended to connect the pin 4 to GND pin, using a signal track, in order to improve the noise immunity. This is highly recommended in case of high nosily environment;
- The IC thermal dissipation takes place through the drain pins. An adequate heat sink copper area has to be designed under the drain pins to improve the thermal dissipation;
- It is not recommended to place large copper areas on the GND pins.
- Minimize the area of the pulsed loops (primary, RCD and secondary loops), in order to reduce its parasitic self- inductance and the radiated electromagnetic field: this will greatly reduce the electromagnetic interferences produced by the power supply during the switching.





Figure 30: Suggested routing for converter: flyback case







Package information VIPER06

17 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

17.1 SSO10 package information




Figure 32: SSO10 package outline


Table 8: SSO10 package mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
A			1.75	
A1	0.10		0.25	
A2	1.25			
b	0.31		0.51	
С	0.17		0.25	
D	4.80	4.90	5	
E	5.80	6	6.20	
E1	3.80	3.90	4	
е		1		
h	0.25		0.50	
L	0.40		0.90	
K	0°		8°	

Package information VIPER06

17.2 DIP-7 package information

Figure 33: DIP-7 package outline



VIPER06 Package information

Table 9: DIP-7 package mechanical data

Dim.	Tuble	mm		
	Min.	Тур.	Max.	Notes
Α			5.33	
A1	0.38			
A2	2.92	3.30	4.95	
b	0.36	0.46	0.56	
b2	1.14	1.52	1.78	
С	0.20	0.25	0.36	
D	9.02	9.27	10.16	
E	7.62	7.87	8.26	
E1	6.10	6.35	7.11	
е		2.54		
eA		7.62		
eB			10.92	
L	2.92	3.30	3.81	
M ⁽¹⁾⁽²⁾		2.508		6 - 8
N	0.40	0.50	0.60	
N1			0.60	
O ⁽²⁾⁽³⁾		0.548		7 - 8

Notes:

General package performance

- The leads size is comprehensive of the thickness of the leads finishing material.
- Dimensions do not include mold protrusion, not to exceed 0,25 mm in total (both side).
- Package outline exclusive of metal burrs dimensions.
- Datum plane "H" coincident with the bottom of lead, where lead exits body.
- Ref. POA MOTHER doc. 0037880.

⁽¹⁾ Creepage distance > 800 V.

 $^{^{(2)}}$ Creepage distance as shown in the 664-1 CEI / IEC standard.

⁽³⁾ Creepage distance 250 V.

Ordering information VIPER06

18 Ordering information

Table 10: Order codes

Order code	Package	Packing
VIPER06XN		
VIPER06LN	DIP-7	Tube
VIPER06HN		
VIPER06XS		Tube
VIPER06XSTR		Tape and reel
VIPER06LS	SSO10	Tube
VIPER06LSTR	55010	Tape and reel
VIPER06HS		Tube
VIPER06HSTR		Tape and reel

VIPER06 Revision history

19 Revision history

Table 11: Document revision history

Date	Revision	Changes
08-Mar-2012	1	Initial release.
01-Feb-2017	2	Modified title in cover page. Updated Section 4: "Electrical data", Section 4.2: "Thermal data" and Section 4.3: "Electrical characteristics". Added Section 16: "Layout guidelines and design recommendations". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

