INS8243 Input/Output Expander

General Description

The INS8243 is an input/output device specifically designed to furnish input/output expansion capabilities for the INS8048, INS8049 and NS8050 single chip microcomputer family. The INS8243 is fabricated using XMOS™ (high density N-channel silicon gate) technology, operates from a single 5V supply and is TTL compatible. It is housed in a 24-pin, dual-in-line package and provides high drive current capabilities at low cost.

The INS8243 expander consists of five, 4-bit bidirectional ports. One port provides the interface with the INS8048/49/50 microcomputer. The remaining four ports provide the input/output expansion.

The INS8243 I/O ports function as a direct extension for the resident I/O port of the INS8048/49/50 microcomputer


series and are accessed by the MOV, ANL or ORL instructions of the INS8048/49/50.

Features

- XMOS technology
- Single 5V supply
- Low cost I/O expansion
- Easy interface with INS8048/49/50 microcomputers
- High fanout capability
- 24-Pin DIP
- Direct extension of INS8048/49/50 I/O ports

Basic System Configuration

Single Expander Interface



TL/C/7998-1

Absolute Maximum Ratings

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the associated reliability electrical test specifications document.

Ambient Temperature Under Bias

0°C to +70°C

Storage Temperature Range

-65°C to +150°C

Voltage on Any Pin with Respect to GND -0.5V to +7.0V


Note: Absolute maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteris-


DC Electrical Characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 10\%$, GND = 0V

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
V _{IL}	Input Low Voltage		-0.5		0.8	٧
V _{IH}	Input High Voltage		2.0	·	V _{CC} +0.5	٧
V _{OL1}	Output Low Voltage Ports 4-7	I _{OL} = 5 mA			0.45	٧
V _{OL2}	Output Low Voltage Port 7	I _{OL} = 20 mA			1	٧
V _{OH1}	Output High Voltage Ports 4-7	I _{OH} = 240 μA	2.4			٧
I _{IL1}	Input Leakage Ports 4-7	$V_{IN} = V_{CC}$ to 0V	-10		20	μΑ
I _{IL2}	Input Leakage Port 2, CS, PROG	$V_{IN} = V_{CC}$ to 0V	-10		10	μΑ
V _{OL3}	Output Low Voltage Port 2	I _{OL} = 0.6 mA			0.45	٧
lcc	V _{CC} Supply Current			10	20	mA
V _{OH2}	Output Voltage Port 2	l _{OH} = 100 μA	2.4			٧
l _{OL}	Sum of all I _{OL} from 16 Output Ports	At 5 mA per pin			100	mA

AC Electrical Characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 10\%$, GND = 0V

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{SC}	Code Valid Before PROG	80 pF Load	100			ns
t _{HC}	Code Valid After PROG	20 pF Load	60			ns
t _{SD}	Data Valid Before PROG	80 pF Load	200			ns
t _{HD}	Data Valid After PROG	20 pF Load	20			ns
t _{FLT}	TRI-STATE After PROG	20 pF Load	0		150	ns
t _W	PROG Negative Pulse Width		700	<u> </u>		ns
tcs	CS Valid Before/After PROG		50			ns
t _{PO}	Ports 4-7 Valid After PROG	100 pF Load			700	ns
t _{LP1}	Ports 4-7 Valid Before/After PROG		100			ns
t _{ACC}	Port 2 Valid After PROG	80 pF Load			650	ns





Functional Pin Descriptions

The following describes the function of the INS8243 input/output pins. Some of these descriptions reference internal circuits.

CONTROL SIGNALS

Chip Select (CS): When CS is low (negative true), the 4-bit input to port 2 is enabled. A high on CS inhibits any input to port 2 and no change to internal status and output can occur.

Strobe Input (PROG): The low to high transition on the PROG indicates data is available at port 2; a high to low transition on PROG signifies command and address information is at port 2.

INPUT/OUTPUT SIGNALS

Port 2: Port 2 is a 4-bit bidirectional port that provides the interface between the INS8048/49/50 and the input/output ports 4–7. Communication between the INS8048/49/50 and the INS8243 is accomplished with 4-bit nibbles. A 4-bit nibble consists of two bits that comprise a functional command and two bits that indicate the address of a specific input/output port (P4–P7), or it consists of four data bits. The high to low transition of the PROG input indicates address and command bits are present at port P2. The low to high transition of the PROG input indicates that data bits are present at port P2. If the operation is a read function, data from a selected port (P4–P7) is read to the microcomputer via port 2, prior to the low to high transition of the PROG input. The tables below show the binary inputs for port and command selection.

Port Selection Table


	Output ss Code	Selected		
P21	P20	Input/Output Port		
0	0	4		
0	1	5		
1	0	6		
1	1	7		

Functional Command Selection Table

Comma	Function	
P23	P22	runction
0	0	Read
0	1	Write
1	0	ORLD
1	1	ANLD

Ports 4-7 (PI): These are four, 4-bit bidirectional input/output ports. Each port is addressable and may be programmed to perform a read (input data) or write (output data) via a low impedance latched output. Data presented to port 2 during a write operation may be output directly to the addressed output port or logically ANDed or ORed with data existing in the selected port. For a read operation, data at the addressed port (P4-P7) is transferred to port 2.

Connection Diagram



TL/C/7998-4

Order Number INS8243J See NS Package J24A Order Number INS8243N See NS Package N24A

PROTECTION CIRCUITS

 $\tau = 10 \text{ ns} = RC$

Figure 1 illustrates the protection circuits for the input and output pins.




FIGURE 1. Protection Circuits for I/O Pins

Functional Description

The INS8243 (Figure 2) consists of four, 4-bit I/O ports that function as the extension of the INS8048/49/50 on-chip input/output port. The four I/O ports (P4 through P7) are addressable and the following programmed INS8048/49/50 instructions are used to access these ports. The instructions move data to/from the INS8048/49/50 accumulator via the INS8243. Timing for the transfer of data is provided by the INS8048/49/50 PROG output.

- a MOVD Pi,A-Shift accumulator data to the addressed port.
- b. MOVD A,PI-Shift addressed port data to the accumula-
- c. ANLD Pi,A-ANDing accumulator data to addressed port. d. ORLD Pi,A—ORing accumulator data to addressed port.

Port 2 of the INS8243 provides the communication interface between the expander and the INS8048/49/50 processor. Each communications exchange is comprised of two, 4-bit nibbles, one nibble consisting of command and address information, the second is a 4-bit data nibble. Timing for the I/O expander is provided by the processor on the PROG input pin.

POWER-ON INITIALIZING MODE

Application of DC power to the chip forces I/O port 2 to the input mode and I/O ports 4 through 7 to the TRI-STATE® output mode (high impedance state). The power-on sequence is initiated when V_{CC} falls below 1V. The input level on the PROG may be high or low when DC is first applied. The initial high to low transition of the PROG input forces the chip to exit the power-on mode.

READ MODE

The INS8243 I/O expander has one read mode that is initialized by the following instruction:

 MOVDA,Pi—instruction from INS8048/49/50 takes data from the addressed I/O port (P4-P7) and moves the data into the accumulator.


The command code and port address code are latched from the input port 2 on the high to low transition of the PROG input pin. When the read command and the port address are decoded, the data from the addressed port is presented back to the INS8048/49/50 on port P2. Termination of the read command occurs on the low to high transition of the PROG input. The port (4, 5, 6 or 7) that was addressed switches to the high impedance state and port 2 reverts to the input (read) mode. A port will normally be in either write (output) mode or read (input) mode. To allow for the settling of the external driver on the port, the first read following a write should be discounted when modes are changed during operation. All succeeding reads are valid.

WRITE MODES

The INS8243 has three write modes that are initialized by the following instructions:

- a. MOVD Pi,A-Instruction from the INS8048/49/50 writes new data directly into the addressed port. Existing data is
- b. ORLD Pi,A-Instruction from the INS8048/49/50 takes port P2 data, logically ORing it with the existing data in the addressed port and writes the resultant data into the
- c. ANLD Pi,A-Instruction from the INS8048/49/50 takes port P2 data, logically ANDing it with the existing data in the addressed port and writes the ANDed data into the

Command and port address codes are latched from the port 2 input on the high to low transition of the PROG input. Data on port 2 is deposited in the logic circuits of the addressed port. When the logic manipulation has been performed, data is latched and output. Old data stays latched until valid new outputs are written.



Note: Applicable pinout numbers are included within parentheses

TL/C/7998-6


FIGURE 2. INS8243 I/O Expander Block Diagram

Functional Description (Continued)

MULTIPLE INS8243 I/O EXPANDER USE

To expand the resident I/O port capabilities of the INS8048/49/50 microcomputer series sixteen times, four INS8243 expanders may be connected to the microcomputer, as shown in *Figure 3*. By using the high order bit outputs P24 through P27 as the chip select (ĈS) input to the I/O expanders, no additional logic circuits are required. A nega-

tive true input (low) on the $\overline{\text{CS}}$ line will enable the port 2 input for the selected I/O expander. A single INS8048/49/50 microcomputer may use many (up to twenty) I/O expanders without additional logic circuits on the same bus, limited only by the availability of chip select lines and loading restrictions.



Functional Description (Continued)

Larger numbers of INS8243 expanders would require chip select decoder chips to conserve miocrocomputer I/O pins.

Operation of the INS8243 expander selected in the same as was explained in the functional description. *Figure 4* is a typical system application.




FIGURE 4. Typical System Application