

SLOS326F - JUNE 2000 - REVISED AUGUST 2013

- Low Supply Voltage . . . 1.8 V to 3.6 V
- Very Low Supply Current . . . 20 μA (per channel)
- Ultralow Power Shut-Down Mode
   I<sub>DD(SHDN)</sub> = 10 nA/Channel
- CMOS Rail-to-Rail Input/Output
- Input Common-Mode Voltage Range . . . -0.2 V to V<sub>DD</sub> + 0.2 V
- Input Offset Voltage . . . 550 μV
- Wide Bandwidth . . . 500 kHz
- Slew Rate . . . 0.20 V/μs
- Specified Temperature Range:
   0°C to 70°C... Commercial Grade
   -40°C to 85°C... Industrial Grade
- Ultrasmall Packaging
   5 or 6 Pin SOT-23 (TLV2760/1)
   8 or 10 Pin MSOP (TLV2762/3)
- Universal Op-Amp EVM

#### Operational Amplifier



#### SUPPLY CURRENT



#### description

The TLV276x single supply operational amplifiers provide 500 kHz bandwidth from only 20  $\mu$ A while operating down to 1.8 V over the industrial temperature range. The maximum recommended supply voltage is 3.6 V, which allows the devices to be operated from ( $\pm$ 1.8 V supplies down to  $\pm$ 0.9 V) two AA or AAA cells. The devices have been characterized at 1.8 V (end of life of 2 AA(A) cells) and at 2.4 V (nominal voltage of 2 NiCd/NiMH cells). The TLV276x have rail-to-rail input and output capability which is a necessity at 1.8 V.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega-ohm resistors. Low shutdown current of only 10 nA make these devices ideal for low frequency measurement applications desiring long active battery life.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

#### SELECTION OF SINGLE SUPPLY AMPLIFIER PRODUCTS

| DEVICE     | V <sub>DD</sub><br>(V) | V <sub>IO</sub><br>(μV) | I <sub>DD</sub> /Ch<br>(μA) | I <sub>IB</sub> (pA) | GBW<br>(MHz) | SR<br>(V/μs) | Vn,1kHz<br>(nV/√Hz) | I <sub>O</sub><br>(mA) | SHUT-<br>DOWN | RAIL-TO-<br>RAIL |
|------------|------------------------|-------------------------|-----------------------------|----------------------|--------------|--------------|---------------------|------------------------|---------------|------------------|
| TLV224x    | 2.5 – 12               | 600                     | 1                           | 100                  | 0.0055       | 0.002        | NA                  | 0.2                    | _             | I/O              |
| TLV2211    | 2.7 – 10               | 450                     | 13                          | 1                    | 0.065        | 0.025        | 21                  | 0.4                    | _             | 0                |
| TLV276x    | 1.8 – 3.6              | 550                     | 20                          | 3                    | 0.5          | 0.23         | 95                  | 5                      | Υ             | I/O              |
| TLV245x(A) | 2.7 – 6                | 20                      | 23                          | 500                  | 0.22         | 0.11         | 49                  | 2.5                    | Υ             | I/O              |
| TLV246x(A) | 2.7 – 6                | 150                     | 550                         | 1300                 | 6.4          | 1.6          | 11                  | 25                     | Υ             | I/O              |
| TLV278x(A) | 1.8 – 3.6              | 250                     | 650                         | 2.5                  | 8            | 5            | 18                  | 10                     | Υ             | I/O              |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### TLV2760 and TLV2761 AVAILABLE OPTIONS(1)

|               |                                |                        | PACKAGED DEVICES           |              |                        |  |  |  |
|---------------|--------------------------------|------------------------|----------------------------|--------------|------------------------|--|--|--|
| TA            | V <sub>IO</sub> max<br>AT 25°C | SMALL OUTLINE          | so.                        | PLASTIC DIP  |                        |  |  |  |
|               | A1 25 C                        | (D) <sup>†</sup>       | (DBV) <sup>‡</sup>         | SYMBOL       | (P)                    |  |  |  |
| 0°C to 70°C   | 3500 μV                        | TLV2760CD<br>TLV2761CD | _<br>_                     | _<br>_       | _<br>_                 |  |  |  |
| -40°C to 85°C | 3500 μV                        | TLV2760ID<br>TLV2761ID | TLV2760IDBV<br>TLV2761IDBV | VANI<br>VAXI | TLV2760IP<br>TLV2761IP |  |  |  |

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an **R** suffix to the part number (e.g., TLV2760CDR).

#### TLV2762 and TLV2763 AVAILABLE OPTIONS(1)

|                | V <sub>IO</sub> max<br>AT 25°C |                             | PACKAGED DEVICES |              |                 |              |               |                |  |  |  |  |
|----------------|--------------------------------|-----------------------------|------------------|--------------|-----------------|--------------|---------------|----------------|--|--|--|--|
| T <sub>A</sub> |                                | SMALL                       |                  | PLASTIC      | PLASTIC         |              |               |                |  |  |  |  |
|                | A1 25 C                        | OUTLINE<br>(D) <sup>†</sup> | DGK <sup>†</sup> | SYMBOL       | DGS†            | SYMBOL       | DIP<br>(N)    | DIP<br>(P)     |  |  |  |  |
| 0°C to 70°C    | 3500 μV                        | TLV2762CD<br>TLV2763CD      | TLV2762CDGK      | AJO          |                 |              |               | _              |  |  |  |  |
| -40°C to 85°C  | 3500 μV                        | TLV2762ID<br>TLV2763ID      | TLV2762IDGK<br>— | xxTIAJP<br>— | <br>TLV2763IDGS | —<br>xxTIAJR | <br>TLV2763IN | TLV2762IP<br>— |  |  |  |  |

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2762CDR).

#### TLV2764 and TLV2765 AVAILABLE OPTIONS(1)

|                |                                | PACKAGED DEVICES                  |                        |                            |  |  |  |  |  |  |
|----------------|--------------------------------|-----------------------------------|------------------------|----------------------------|--|--|--|--|--|--|
| T <sub>A</sub> | V <sub>IO</sub> max<br>AT 25°C | SMALL OUTLINE<br>(D) <sup>†</sup> | PLASTIC DIP<br>(N)     | TSSOP<br>(PW) <sup>†</sup> |  |  |  |  |  |  |
| 0°C to 70°C    | 3500 μV                        | TLV2764CD<br>TLV2765CD            | _<br>_                 |                            |  |  |  |  |  |  |
| -40°C to 85°C  | 3500 μV                        | TLV2764ID<br>TLV2765ID            | TLV2764IN<br>TLV2765IN | TLV2764IPW<br>TLV2765IPW   |  |  |  |  |  |  |

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an **R** suffix to the part number (e.g., TLV2764CDR).


1. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



<sup>&</sup>lt;sup>‡</sup> This package is only available taped and reeled. For standard quantities (3,000 pieces per reel), add an **R** suffix (i.e., TLV2760CDBVR). For smaller quantities (250 pieces per mini-reel), add a T suffix to the part number (e.g. TLV2760CDBVT).

SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### **TLV276x PACKAGE PINOUTS**



NC - No internal connection

SLOS326F - JUNE 2000 - REVISED AUGUST 2013

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>DD</sub> (see Note 1)                    | 4 V                          |
|---|------------------------------|
| Differential input voltage range, V <sub>ID</sub>               | ±V <sub>DD</sub>             |
| Input current range, I <sub>1</sub>                             | ±10 mA                       |
| Output current range, IO  | ±10 mA                       |
| Continuous total power dissipation                              | See Dissipation Rating Table |
| Operating free-air temperature range, T <sub>A</sub> : C-suffix | 0°C to 70°C                  |
| I-suffix  | 40°C to 85°C                 |
| Maximum junction temperature, T <sub>J</sub>                    | 150°C                        |
| Storage temperature range, T <sub>stg</sub>                     | –65°C to 150°C               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds    |                              |

NOTE 1: All voltage values, except differential voltages, are with respect to GND

#### **DISSIPATION RATING TABLE**

| PACKAGE   | Θ <sub>JC</sub><br>(°C/W) | Θ <sub>JA</sub><br>(°C/W) | T <sub>A</sub> ≤ 25°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|-----------|---------------------------|---------------------------|---------------------------------------|---------------------------------------|
| D (8)     | 38.3                      | 176                       | 710 mW                                | 369 mW                                |
| D (14)    | 26.9                      | 122                       | 1022 mW                               | 531 mW                                |
| D (16)    | 25.7                      | 114                       | 1090 mW                               | 567 mW                                |
| DBV (5)   | 55                        | 324                       | 385 mW                                | 201 mW                                |
| DBV (6)   | 55                        | 294                       | 425 mW                                | 221 mW                                |
| DGK(8)    | 54.2                      | 260                       | 481 mW                                | 250 mW                                |
| DGS(10)   | 54.1                      | 258                       | 485 mW                                | 252 mW                                |
| N (14,16) | 32                        | 78                        | 1600 mW                               | 833 mW                                |
| Р         | 41                        | 104                       | 1200 mW                               | 625 mW                                |
| PW (14)   | 29.3                      | 174                       | 720 mW                                | 374 mW                                |
| PW (16)   | 28.7                      | 161                       | 774 mW                                | 403 mW                                |

#### recommended operating conditions

|   |                 |  | MIN                  | MAX                  | UNIT  |  |  |  |
|---|-----------------|--|----------------------|----------------------|-------|--|--|--|
| Complement V                                      | Single suppl    | у  | 1.8                  | 3.6                  |       |  |  |  |
| Supply voltage, V <sub>DD</sub>                   | Split supply    | Split supply                             |                      | ±1.8                 | V     |  |  |  |
| Common-mode input voltage range, V <sub>ICR</sub> |                 |  | -0.2                 | V <sub>DD</sub> +0.2 | ).2 V |  |  |  |
| Operating free air temperature T                  | C-suffix        |  | 0                    | 70                   | °C    |  |  |  |
| Operating free-air temperature, T <sub>A</sub>    | I-suffix        |  | -40                  | 85                   |       |  |  |  |
|   |                 | V <sub>DD</sub> < 2.7 V                  | 0.75 V <sub>DD</sub> |                      |       |  |  |  |
| Shutdown on/off voltage level (see Note 2)        | V <sub>IH</sub> | $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ | 2                    |                      | V     |  |  |  |
|   | V <sub>IL</sub> |  |                      | 0.6                  |       |  |  |  |

NOTE 2: Relative to GND



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLOS326F - JUNE 2000 - REVISED AUGUST 2013

# electrical characteristics at recommended operating conditions, $V_{DD}$ = 1.8 V, 2.4 V (unless otherwise noted)

#### dc performance

|                 | PARAMETER                         | TEST CON  | DITIONS                        | T <sub>A</sub> † | MIN | TYP | MAX  | UNIT   |
|-----------------|-----------------------------------|---|--------------------------------|------------------|-----|-----|------|--------|
| .,              |                                   | $V_{IC} = V_{DD}/2,$                                  | TI. (070                       | 25°C             |     | 550 | 3500 | .,     |
| V <sub>IO</sub> | Input offset voltage              | $V_O = V_{DD}/2,$<br>$R_L = 300 \text{ k}\Omega,$     | TLV276x                        | Full range       |     |     | 6800 | μV     |
| ανιο            | Offset voltage drift              | $R_S = 50 \Omega$                                     |                                |                  |     | 9   |      | μV/°C  |
|                 |                                   |   | V <sub>DD</sub> = 1.8 V        | 25°C             | 50  | 70  |      | 4D     |
|                 | Common-mode rejection ratio       |   | V <sub>DD</sub> = 1.6 V        | Full range       | 48  |     |      | dB     |
|                 |                                   | $V_{ICR} = 0 \text{ V to } V_{DD},$ $R_S = 50 \Omega$ | V 2.4 V                        | 25°C             | 53  | 72  |      | dB     |
| CMDD            |                                   |   | V <sub>DD</sub> = 2.4 V        | Full range       | 50  |     |      | dB     |
| CMRR            |                                   |   | V <sub>DD</sub> = 3.6 V        | 25°C             | 55  | 76  |      | dB     |
|                 |                                   |   |                                | Full range       | 55  |     |      | ub     |
|                 |                                   | $V_{ICR} = 1.2 \text{ V to } V_{DD}$                  | V <sub>DD</sub> = 2.4 V, 3.6 V | 25°C             | 63  | 82  |      | 4D     |
|                 |                                   | $R_S = 50 \Omega$                                     |                                | Full range       | 60  |     |      | dB     |
|                 |                                   |   | V 40V                          | 25°C             | 20  | 60  |      |        |
|                 |                                   |   | V <sub>DD</sub> = 1.8 V        | Full range       | 18  |     |      | V/mV   |
| ١,              | Large-signal differential voltage | $R_L = 10 \text{ k}\Omega$ ,                          | V 0.4.V                        | 25°C             | 28  | 78  |      |        |
| A <sub>VD</sub> | amplification                     | $V_{O(PP)} = V_{DD}/2$                                | V <sub>DD</sub> = 2.4 V        | Full range       | 23  |     |      |        |
|                 |                                   |   |                                | 25°C             | 45  | 120 |      | \//m\/ |
|                 |                                   |   | V <sub>DD</sub> = 3.6 V        | Full range       | 37  |     |      | V/mV   |

<sup>†</sup> Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

# input characteristics

| PARAMETER                    |                               | TEST CONDITIONS                          |          | T <sub>A</sub> † | MIN | TYP  | MAX | UNIT |
|------------------------------|-------------------------------|--|----------|------------------|-----|------|-----|------|
| I <sub>IO</sub> Input offset |                               |  |          | 25°C             |     | 3    | 15  |      |
|                              | Input offset current          | Vic = Vpp/2.                             | TLV276xC | Full range       |     |      | 100 | pA   |
|                              |                               | $V_{IC} = V_{DD}/2,$ $V_{O} = V_{DD}/2,$ | TLV276xI | Full range       |     |      | 200 |      |
|                              |                               | $R_L = 300 \text{ k}\Omega$              |          | 25°C             |     | 3    | 15  |      |
| l <sub>IB</sub>              | Input bias current            | $R_S = 50 \Omega$                        | TLV276xC | Full range       |     |      | 100 | pА   |
|                              |                               |  | TLV276xI | Full range       |     |      | 200 |      |
| r <sub>i(d)</sub>            | Differential input resistance |  |          | 25°C             |     | 1000 |     | GΩ   |
| C <sub>i(C)</sub>            | Common-mode input capacitance | f = 16 kHz                               |          | 25°C             |     | 10   |     | pF   |

 $<sup>^{\</sup>dagger}$  Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.



SLOS326F - JUNE 2000 - REVISED AUGUST 2013

# electrical characteristics at recommended operating conditions, $V_{DD}$ = 1.8 V, 2.4 V (unless otherwise noted) (continued)

#### output characteristics

|                 | PARAMETER                    | TEST COND  | TIONS                    | T <sub>A</sub> † | MIN   | TYP  | MAX | UNIT |  |
|-----------------|------------------------------|--|--------------------------|------------------|-------|------|-----|------|--|
|                 |                              |  | 1.007                    | 25°C             | 1.77  | 1.79 |     |      |  |
|                 |                              |  | V <sub>DD</sub> = 1.8V   | Full range       | 1.76  |      |     |      |  |
|                 |                              | $V_{IC} = V_{DD}/2,$                             | V 0.4V                   | 25°C             | 2.38  | 2.39 |     |      |  |
|                 |                              | $I_{OH} = -100  \mu A$                           | V <sub>DD</sub> = 2.4V   | Full range       | 2.37  |      |     |      |  |
|                 |                              |  | .,                       | 25°C             | 3.58  | 3.59 |     |      |  |
| <b>.</b> ,      | High level autout valle as   |  | V <sub>DD</sub> = 3.6V   | Full range       | 3.57  |      |     | .,   |  |
| V <sub>OH</sub> | High-level output voltage    |  | 1.007                    | 25°C             | 1.725 | 1.75 |     | V    |  |
|                 |                              |  | V <sub>DD</sub> = 1.8V   | Full range       | 1.7   |      |     |      |  |
|                 |                              | $V_{IC} = V_{DD}/2,$ $I_{OH} = -500 \mu\text{A}$ | .,                       | 25°C             | 2.325 | 2.35 |     |      |  |
|                 |                              |  | V <sub>DD</sub> = 2.4V   | Full range       | 2.3   |      |     |      |  |
|                 |                              |  | V 2 6V                   | 25°C             | 3.525 | 3.55 |     |      |  |
|                 |                              |  | V <sub>DD</sub> = 3.6V   | Full range       | 3.5   |      |     |      |  |
|                 |                              | V V /0   | . 100 4                  | 25°C             |       | 10   | 20  |      |  |
| ,,              | Laur laural autaut valtana   | $V_{IC} = V_{DD}/2,$                             | I <sub>OL</sub> = 100 μA | Full range       |       |      | 30  | mV   |  |
| V <sub>OL</sub> | Low-level output voltage     | V V (0   |                          | 25°C             |       | 50   | 75  |      |  |
|                 |                              | $V_{IC} = V_{DD}/2,$                             | I <sub>OL</sub> = 500 μA | Full range       |       |      | 100 |      |  |
|                 |                              | V <sub>DD</sub> = 1.8 V,                         | Positive rail            | 0500             |       | 4.8  |     |      |  |
|                 | Output surrent               | V <sub>O</sub> = 0.5 V from                      | Negative rail            | 25°C             |       | 7.2  |     | A    |  |
| Io              | Output current               | V <sub>DD</sub> = 2.4 V,                         | Positive rail            | 25°C             |       | 7.3  |     | mA   |  |
|                 |                              | V <sub>O</sub> = 0.5 V from                      | Negative rail            | 25 0             |       | 10.2 |     |      |  |
|                 |                              | 101/   | Sourcing                 | 0500             |       | 7    |     |      |  |
|                 | Chart aircuit autaut aurrent | V <sub>DD</sub> = 1.8 V                          | Sinking                  | 25°C             |       | 10   |     | mA   |  |
| los             | Short-circuit output current | V 24V  | Sourcing                 | 25°C             |       | 15   |     |      |  |
|                 |                              | V <sub>DD</sub> = 2.4 V                          | Sinking                  | 25°C             |       | 19   | ·   |      |  |

Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

## power supply, V<sub>DD</sub> = 1.8 V, 2.4 V, 3.6 V (unless otherwise noted)

| PARAMETER        |                                   | TEST COND                                   | T <sub>A</sub> †           | MIN        | TYP | MAX | UNIT |    |
|------------------|-----------------------------------|---|----------------------------|------------|-----|-----|------|----|
|                  | County or work (now shown all     | V V 10                                      |                            | 25°C       |     | 20  | 28   |    |
| IDD              | Supply current (per channel)      | $V_O = V_{DD}/2,$                           | $\overline{SHDN} = V_{DD}$ | Full range |     |     | 30   | μА |
|                  |                                   | V <sub>DD</sub> = 1.8 V to 2.4 V,           |                            | 25°C       | 65  | 85  |      |    |
|                  |                                   | $V_{IC} = V_{DD}/2$                         |                            | Full range | 63  |     |      |    |
|                  | Supply voltage rejection ratio    | $V_{DD} = 2.4 \text{ V to } 3.6 \text{ V},$ | 1                          | 25°C       | 65  | 85  |      | 4D |
| k <sub>SVR</sub> | $(\Delta V_{DD} / \Delta V_{IO})$ | $V_{IC} = V_{DD}/2$                         | No load                    | Full range | 63  |     |      | dB |
|                  |                                   | V <sub>DD</sub> = 1.8 V to 3.6 V,           |                            | 25°C       | 65  | 85  |      |    |
|                  |                                   | $V_{IC} = V_{DD}/2$                         |                            | Full range | 63  |     |      |    |

 $<sup>^{\</sup>dagger}$  Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.



SLOS326F - JUNE 2000 - REVISED AUGUST 2013

# electrical characteristics at recommended operating conditions, $V_{DD}$ = 1.8 V, 2.4 V (unless otherwise noted) (continued)

#### dynamic performance

|                | PARAMETER                        | TEST CONDITIONS  |                          | T <sub>A</sub> † | MIN  | TYP  | MAX | UNIT |  |
|----------------|----------------------------------|--|--------------------------|------------------|------|------|-----|------|--|
| UGBW           | Unity gain bandwidth             | $R_L = 300 \text{ k}\Omega$ ,  | C <sub>L</sub> = 10 pF   | 25°C             |      | 500  |     | kHz  |  |
|                |                                  |  | 100                      | 25°C             | 0.11 | 0.20 |     |      |  |
|                |                                  |  | $V_{DD} = 1.8 V$         | Full range       | 0.09 |      |     | 1    |  |
| CD.            | Positive slew rate at unity gain | $V_{O(PP)}$ = 1 V, R <sub>L</sub> = 300 k $\Omega$ , C <sub>L</sub> = 50 pF,     |                          | 25°C             | 0.11 | 0.22 |     | V/μs |  |
| SR+            |                                  |  | $V_{DD} = 2.4 \text{ V}$ | Full range       | 0.09 |      |     |      |  |
|                |                                  |  | V 00V                    | 25°C             | 0.11 | 0.23 |     | \//  |  |
|                |                                  |  | $V_{DD} = 3.6 V$         | Full range       | 0.09 |      |     | V/μs |  |
|                | Negative slew rate at unity gain | $V_{O(PP)} = 1 \text{ V}, \ \ R_L = 300 \text{ k}\Omega,$ $C_L = 50 \text{ pF},$ | V <sub>DD</sub> = 1.8 V  | 25°C             | 0.08 | 0.15 |     | V/μs |  |
|                |                                  |  |                          | Full range       | 0.07 |      |     |      |  |
| 0.0            |                                  |  | V <sub>DD</sub> = 2.4 V  | 25°C             | 0.10 | 0.18 |     |      |  |
| SR-            |                                  |  |                          | Full range       | 0.09 |      |     |      |  |
|                |                                  |  |                          | 25°C             | 0.10 | 0.22 |     | 1/// |  |
|                |                                  |  | $V_{DD} = 3.6 \text{ V}$ | Full range       | 0.09 |      |     | V/μs |  |
| φ <sub>m</sub> | Phase margin                     | B 000 kg   | C 100 = E                | 25°C             |      | 63   |     | ٥    |  |
|                | Gain margin                      | $R_L = 300 \text{ k}\Omega,$   | C <sub>L</sub> = 100 pF  | 25°C             |      | 20   |     | dB   |  |
|                |                                  | V <sub>DD</sub> = 1.8 V, V <sub>(STEP)PP</sub> = 1 V,                            | 0.1%                     |                  |      | 6.4  |     |      |  |
| ١.             | Settling time                    | $A_V = -1$ , $C_L = 10 \text{ pF}$ , $R_L = 300 \text{ k}\Omega$                 | 0.01%                    | 0500             |      | 13.7 |     |      |  |
| t <sub>s</sub> |                                  | V <sub>DD</sub> = 2.4 V, V <sub>(STEP)PP</sub> = 1 V,                            | 0.1%                     | 25°C             |      | 6    |     | μs   |  |
|                |                                  | $A_V = -1$ , $C_L = 10 \text{ pF}$ , $R_L = 300 \text{ k}\Omega$                 | 0.01%                    |                  |      | 13.9 |     | İ    |  |

<sup>†</sup> Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

#### noise/distortion

|   | PARAMETER                            | TEST COND   | ITIONS               | T <sub>A</sub> | MIN | TYP     | MAX                | UNIT               |
|---|--------------------------------------|---|----------------------|----------------|-----|---------|--------------------|--------------------|
|   |                                      | V <sub>DD</sub> = 1.8 V,                                    | A <sub>V</sub> = 1   |                |     | 0.08%   |                    |                    |
|   |                                      | $V_{O(PP)} = V_{DD}/2 V$ , $R_L = 300 \text{ k}\Omega$ ,    | A <sub>V</sub> = 10  | 25°C           |     | 0.10%   |                    |                    |
| TUD N   | l t                                  | f = 1 kHz   | A <sub>V</sub> = 100 |                |     | 0.27%   |                    |                    |
| THD + N                                       | Total harmonic distortion plus noise | V <sub>DD</sub> = 2.4 V,                                    | A <sub>V</sub> = 1   |                |     | 0.06%   |                    |                    |
|   |                                      | $V_{O(PP)} = V_{DD}/2 V$ ,<br>$R_L = 300 \text{ k}\Omega$ , | A <sub>V</sub> = 10  | 25°C           |     | 0.08%   |                    |                    |
|   |                                      | f = 1 kHz   | A <sub>V</sub> = 100 |                |     | 0.24%   |                    |                    |
|   | Equivalent input poice valtage       | f = 1 kHz   | 25°C                 |                | 95  |         | nV/√ <del>Hz</del> |                    |
| V <sub>n</sub> Equivalent input noise voltage | f = 10 kHz                           | 25°C  |                      | 75             |     | IIV/V⊓Z |                    |                    |
| In  | Equivalent input noise current       | f = 1 kHz   |                      | 25°C           |     | 0.8     |                    | fA/√ <del>Hz</del> |

#### shutdown characteristics

|                    | PARAMETER                                     | TEST CONDITIONS             | T <sub>A</sub> † | MIN | TYP   | MAX | UNIT |
|--------------------|---|-----------------------------|------------------|-----|-------|-----|------|
|                    | Supply current, all channels in shutdown mode | SHDN = 0 V                  | 25°C             |     | 10 50 |     |      |
| IDD(SHDN)          | (TLV2760, TLV2763, TLV2765) (per channel)     | SHDN = 0 V                  | Full range       |     |       | 400 | nA   |
| t <sub>(on)</sub>  | Amplifier turnon time (see Note 3)            | R <sub>L</sub> = 300 kΩ     | 25°C             |     | 5     |     | μs   |
| t <sub>(off)</sub> | Amplifier turnoff time (see Note 3)           | $R_L = 300 \text{ k}\Omega$ | 25°C             |     | 8.0   |     | μs   |

 $<sup>^\</sup>dagger$  Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

NOTE 3: Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



SLOS326F - JUNE 2000 - REVISED AUGUST 2013


## **TYPICAL CHARACTERISTICS**


# **Table of Graphs**

|                       |  |                              | FIGURE |
|-----------------------|--|------------------------------|--------|
| V <sub>IO</sub>       | Input offset voltage                         | vs Common-mode input voltage | 1, 2   |
| CMRR                  | Common-mode rejection ratio                  | vs Frequency                 | 3      |
| V <sub>OH</sub>       | High-level output voltage                    | vs High-level output current | 4, 6   |
| V <sub>OL</sub>       | Low-level output voltage                     | vs Low-level output current  | 5, 7   |
| V <sub>O(PP)</sub>    | Maximum peak-to-peak output voltage          | vs Frequency                 | 8      |
| I <sub>DD</sub>       | Supply current                               | vs Supply voltage            | 9      |
| I <sub>DD</sub>       | Supply current                               | vs Free-air temperature      | 10     |
| PSRR                  | Power supply rejection ratio                 | vs Frequency                 | 11     |
| A <sub>VD</sub>       | Differential voltage amplification & phase   | vs Frequency                 | 12     |
|                       | 0.1.1.1.11                                   | vs Temperature               | 13     |
|                       | Gain-bandwidth product                       | vs Supply voltage            | 14     |
| 0.0                   | Olympia.                                     | vs Supply voltage            | 15     |
| SR                    | Slew rate                                    | vs Free-air temperature      | 16, 17 |
| φ <sub>m</sub>        | Phase margin                                 | vs Load capacitance          | 18     |
| V <sub>n</sub>        | Equivalent input noise voltage               | vs Frequency                 | 19     |
|                       | Supply current and output voltage            | vs Time                      | 20     |
|                       | Voltage-follower large-signal pulse response | vs Time                      | 21     |
|                       | Voltage-follower small-signal pulse response | vs Time                      | 22     |
|                       | Inverting large-signal response              | vs Time                      | 23     |
|                       | Inverting small-signal response              | vs Time                      | 24     |
|                       | Crosstalk                                    | vs Frequency                 | 25     |
|                       | Shutdown forward & reverse isolation         | vs Frequency                 | 26     |
| I <sub>DD(SHDN)</sub> | Shutdown supply current                      | vs Supply voltage            | 27     |
| I <sub>DD(SHDN)</sub> | Shutdown supply current                      | vs Free-air temperature      | 28     |
| I <sub>DD(SHDN)</sub> | Shutdown pin leakage current                 | vs Shutdown pin voltage      | 29     |
| I <sub>DD(SHDN)</sub> | Shutdown supply current/output voltage       | vs Time                      | 30     |



#### TYPICAL CHARACTERISTICS









Figure 1 HIGH-LEVEL OUTPUT VOLTAGE vs **HIGH-LEVEL OUTPUT CURRENT** 1.8 V<sub>DD</sub>=1.8 V 1.6 High-Level Output Voltage – V 1.2 T<sub>A</sub>=85°C T<sub>A</sub>=70°C 1.0 0.8 T<sub>A</sub>=25°C  $T_A{=}0^{\circ}C$ 0.6 T<sub>A</sub>=-40°C 0.4 V PH 0.0 0 3 4 5 I<sub>OH</sub> - High-Level Output Current - mA








Figure 6


Figure 4 Figure 5






SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### TYPICAL CHARACTERISTICS









Figure 9

Figure 10

Figure 11

### **DIFFERENTIAL VOLTAGE GAIN AND PHASE**



**GAIN BANDWIDTH PRODUCT** 





Figure 12

**GAIN-BANDWIDTH PRODUCT** 

Figure 13








Figure 15

#### TYPICAL CHARACTERISTICS










Figure 16

Figure 17

Figure 18

#### **EQUIVALENT INPUT NOISE VOLTAGE**






SUPPLY CURRENT AND OUTPUT VOLTAGE


Figure 19

**VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE** 



**VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE** 

Figure 20




TEXAS INSTRUMENTS


SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### TYPICAL CHARACTERISTICS


#### **INVERTING LARGE-SIGNAL RESPONSE**




#### **INVERTING SMALL-SIGNAL PULSE RESPONSE**




DOCCTAL K




SHUTDOWN FORWARD AND REVERSE ISOLATION




#### SHUTDOWN SUPPLY CURRENT



#### SHUTDOWN SUPPLY CURRENT




#### SHUTDOWN PIN LEAKAGE CURRENT



#### TYPICAL CHARACTERISTICS

#### SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE



TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### APPLICATION INFORMATION

#### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 31. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 31. Driving a Capacitive Load

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 32. Output Offset Voltage Model

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 33).

#### APPLICATION INFORMATION

#### general configurations (continued)




Figure 33. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 34. 2-Pole Low-Pass Sallen-Key Filter

# circuit layout considerations

To achieve the levels of high performance of the TLV276x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.

SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### APPLICATION INFORMATION

#### circuit layout considerations (continued)

- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.

#### shutdown function

Three members of the TLV276x family (TLV2760/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is pulled low, the supply current is reduced to 10 nA/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal must be pulled high. The shutdown terminal should never be left floating. If the shutdown feature is not desired, directly tie the shutdown terminal to the positive rail. The shutdown terminal threshold is always referenced to the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g.  $\pm 1.8$  V), the shutdown terminal needs to be pulled to the negative rail, not the system ground, to disable the operational amplifier.

The amplifier is powered with a single 2.4-V supply and configured as a noninverting configuration with a unity gain. Turnon and turnoff times are defined as the interval between application of the logic signal to the shutdown pin and the point at which the supply current has reached half its final value. The times for the single, dual, and quad are listed in the data tables.

#### general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 35 and is calculated by the following formula:

 $P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$ 

Where:

P<sub>D</sub> = Maximum power dissipation of TLV276x IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}\,$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)




SLOS326F - JUNE 2000 - REVISED AUGUST 2013

#### **APPLICATION INFORMATION**

general power dissipation considerations (continued)

# MAXIMUM POWER DISSIPATION vs



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 35. Maximum Power Dissipation vs Free-Air Temperature

#### **APPLICATION INFORMATION**

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$  Release 9.1, the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 4) and subcircuit in Figure 36 are generated using TLV276x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 36. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



# **Revision History**

| DATE   | REV | PAGE | SECTION                     | DESCRIPTION   |
|--------|-----|------|-----------------------------|---|
| 8/2013 | F   | 2    | 2nd Available Options Table | Added TLVZ762CDGK and AJO to Available Options Table. |

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





www.ti.com 13-Sep-2024

## **PACKAGING INFORMATION**

| Orderable Device | Status   | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|----------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| TLV2760ID        | ACTIVE   | SOIC         | D                  | 8    | 75             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | T2760I               | Samples |
| TLV2760IDBVR     | ACTIVE   | SOT-23       | DBV                | 6    | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | VANI                 | Samples |
| TLV2760IDBVT     | OBSOLETE | SOT-23       | DBV                | 6    |                | TBD          | Call TI                       | Call TI            | -40 to 85    | VANI                 |         |
| TLV2760IP        | ACTIVE   | PDIP         | Р                  | 8    | 50             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | -40 to 85    | T2760I               | Samples |
| TLV2761CD        | ACTIVE   | SOIC         | D                  | 8    | 75             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | T2761C               | Samples |
| TLV2761ID        | ACTIVE   | SOIC         | D                  | 8    | 75             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | T2761I               | Samples |
| TLV2761IDBVR     | ACTIVE   | SOT-23       | DBV                | 5    | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | VAXI                 | Samples |
| TLV2761IDBVT     | OBSOLETE | SOT-23       | DBV                | 5    |                | TBD          | Call TI                       | Call TI            | -40 to 85    | VAXI                 |         |
| TLV2761IP        | ACTIVE   | PDIP         | Р                  | 8    | 50             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | -40 to 85    | T2761I               | Samples |
| TLV2762CD        | OBSOLETE | SOIC         | D                  | 8    |                | TBD          | Call TI                       | Call TI            | 0 to 70      | 2762C                |         |
| TLV2762CDGK      | OBSOLETE | VSSOP        | DGK                | 8    |                | TBD          | Call TI                       | Call TI            | 0 to 70      | AJO                  |         |
| TLV2762CDGKR     | ACTIVE   | VSSOP        | DGK                | 8    | 2500           | RoHS & Green | NIPDAUAG   SN                 | Level-1-260C-UNLIM | 0 to 70      | AJO                  | Samples |
| TLV2762CDR       | ACTIVE   | SOIC         | D                  | 8    | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | 2762C                | Samples |
| TLV2762ID        | OBSOLETE | SOIC         | D                  | 8    |                | TBD          | Call TI                       | Call TI            | -40 to 85    | 27621                |         |
| TLV2762IDGK      | OBSOLETE | VSSOP        | DGK                | 8    |                | TBD          | Call TI                       | Call TI            | -40 to 85    | AJP                  |         |
| TLV2762IDGKR     | ACTIVE   | VSSOP        | DGK                | 8    | 2500           | RoHS & Green | NIPDAU   SN                   | Level-1-260C-UNLIM | -40 to 85    | AJP                  | Samples |
| TLV2762IDR       | ACTIVE   | SOIC         | D                  | 8    | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 27621                | Samples |
| TLV2763IDGS      | ACTIVE   | VSSOP        | DGS                | 10   | 80             | RoHS & Green | NIPDAU   NIPDAUAG             | Level-1-260C-UNLIM | -40 to 85    | AJR                  | Samples |
| TLV2763IDGSR     | ACTIVE   | VSSOP        | DGS                | 10   | 2500           | RoHS & Green | NIPDAU   NIPDAUAG             | Level-1-260C-UNLIM | -40 to 85    | AJR                  | Samples |
| TLV2764CD        | OBSOLETE | SOIC         | D                  | 14   |                | TBD          | Call TI                       | Call TI            | 0 to 70      | TLV2764C             |         |
| TLV2764ID        | OBSOLETE | SOIC         | D                  | 14   |                | TBD          | Call TI                       | Call TI            | -40 to 85    | TLV2764I             |         |
| TLV2764IDR       | ACTIVE   | SOIC         | D                  | 14   | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TLV2764I             | Samples |

www.ti.com 13-Sep-2024

| Orderable Device | Status   | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|----------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
|                  | (1)      |              |                    |      | ,              | (2)          | (6)                           | (5)                |              | (4/3)                |         |
| TLV2764IN        | ACTIVE   | PDIP         | N                  | 14   | 25             | RoHS & Green | NIPDAU                        | N / A for Pkg Type | -40 to 85    | TLV2764I             | Samples |
| TLV2764IPW       | OBSOLETE | TSSOP        | PW                 | 14   |                | TBD          | Call TI                       | Call TI            | -40 to 85    | 27641                |         |
| TLV2764IPWR      | ACTIVE   | TSSOP        | PW                 | 14   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 27641                | Samples |
| TLV2764IPWRG4    | ACTIVE   | TSSOP        | PW                 | 14   | 2000           | TBD          | Call TI                       | Call TI            | -40 to 85    |                      | Samples |
| TLV2765CDR       | ACTIVE   | SOIC         | D                  | 16   | 2500           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TLV2765C             | Samples |
| TLV2765IPW       | ACTIVE   | TSSOP        | PW                 | 16   | 90             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 27651                | Samples |
| TLV2765IPWR      | ACTIVE   | TSSOP        | PW                 | 16   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 27651                | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Sep-2024


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 30-May-2024


#### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV2760IDBVR | SOT-23          | DBV                | 6  | 3000 | 180.0                    | 9.0                      | 3.15       | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TLV2761IDBVR | SOT-23          | DBV                | 5  | 3000 | 180.0                    | 9.0                      | 3.15       | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TLV2762CDGKR | VSSOP           | DGK                | 8  | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| TLV2762CDR   | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TLV2762IDGKR | VSSOP           | DGK                | 8  | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| TLV2762IDR   | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TLV2763IDGSR | VSSOP           | DGS                | 10 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| TLV2763IDGSR | VSSOP           | DGS                | 10 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| TLV2764IDR   | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| TLV2764IPWR  | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| TLV2765CDR   | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| TLV2765IPWR  | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |



www.ti.com 30-May-2024




\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV2760IDBVR | SOT-23       | DBV             | 6    | 3000 | 182.0       | 182.0      | 20.0        |
| TLV2761IDBVR | SOT-23       | DBV             | 5    | 3000 | 182.0       | 182.0      | 20.0        |
| TLV2762CDGKR | VSSOP        | DGK             | 8    | 2500 | 364.0       | 364.0      | 27.0        |
| TLV2762CDR   | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| TLV2762IDGKR | VSSOP        | DGK             | 8    | 2500 | 358.0       | 335.0      | 35.0        |
| TLV2762IDR   | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| TLV2763IDGSR | VSSOP        | DGS             | 10   | 2500 | 358.0       | 335.0      | 35.0        |
| TLV2763IDGSR | VSSOP        | DGS             | 10   | 2500 | 364.0       | 364.0      | 27.0        |
| TLV2764IDR   | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| TLV2764IPWR  | TSSOP        | PW              | 14   | 2000 | 356.0       | 356.0      | 35.0        |
| TLV2765CDR   | SOIC         | D               | 16   | 2500 | 340.5       | 336.1      | 32.0        |
| TLV2765IPWR  | TSSOP        | PW              | 16   | 2000 | 356.0       | 356.0      | 35.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-May-2024

## **TUBE**




\*All dimensions are nominal

| Device      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TLV2760ID   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV2760IP   | Р            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV2761CD   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV2761ID   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV2761IP   | Р            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV2763IDGS | DGS          | VSSOP        | 10   | 80  | 330    | 6.55   | 500    | 2.88   |
| TLV2764IN   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| TLV2765IPW  | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.






NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153




## **PACKAGE OUTLINE**



## SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed. MPCREANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated