







LP2985, LP2985A

SLVS522R - JULY 2004 - REVISED JULY 2023

LP2985 150-mA, Low-Noise, Low-Dropout Regulator With Shutdown

1 Features

- V_{IN} range (new chip): 2.5 V to 16 V
- V_{OUT} range (new chip):
 - 1.2 V to 5.0 V (fixed, 100-mV steps)
- V_{OUT} accuracy:
 - ±1% for A-grade legacy chip
 - ±1.5% for standard-grade legacy chip
 - ±0.5% for new chip only
- ±1% output accuracy over load, and temperature for new chip
- Output current: Up to 150 mA
- Low I_Q (new chip): 71 μ A at I_{LOAD} = 0 mA
- Low I_Q (new chip): 750 μ A at I_{LOAD} = 150 mA
- Shutdown current:
 - 0.01 µA (typ) for legacy chip
 - 1.12 μA (typ) for new chip
- Low noise: 30 μV_{RMS} with 10-nF bypass capacitor
- Output current limiting and thermal protection
- Stable with 2.2-µF ceramic capacitors
- High PSRR: 70 dB at 1 kHz, 40 dB at 1 MHz
- Operating junction temperature: -40°C to +125°C
- Package: 5-pin SOT-23 (DBV)

2 Applications

- Washer and dryer
- Land mobile radio
- Active antenna system mMIMO
- Cordless power tool
- Motor drives and control boards

3 Description

The LP2985 is a fixed-output, wide-input, low-noise, low-dropout voltage regulator supporting an input voltage range from 2.5 V to 16 V and up to 150 mA of load current. The LP2985 supports an output range of 1.2 V to 5.0 V (for new chip).

Additionally, the LP2985 (new chip) has a 1% output accuracy across load, and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.

Low output noise of 30 μV_{RMS} (with 10-nF bypass capacitors) and wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 40 dB at 1 MHz help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.


The internal soft-start time and current limit protection reduce inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

The LP2985 is available in a 5-pin 2.9-mm × 1.6-mm SOT-23 (DBV) package.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGING SIZE(2)
LP2985	DBV (SOT-23, 5)	2.9 mm × 2.8 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.



Dropout Voltage vs Temperature for New Chip



Typical Application Circuit



Table of Contents

1 Features1	7.4 Device Functional Modes	18
2 Applications 1	8 Application and Implementation	. 20
3 Description1	8.1 Application Information	
4 Revision History2	8.2 Typical Application	
5 Pin Configuration and Functions3	8.3 Power Supply Recommendations	
6 Specifications4	8.4 Layout	
6.1 Absolute Maximum Ratings4	9 Device and Documentation Support	
6.2 ESD Ratings4	9.1 Device Nomenclature	
6.3 Recommended Operating Conditions4	9.2 Receiving Notification of Documentation Updates	29
6.4 Thermal Information5	9.3 Support Resources	. 29
6.5 Electrical Characteristics5	9.4 Trademarks	
6.6 Typical Characteristics9	9.5 Electrostatic Discharge Caution	29
7 Detailed Description16	9.6 Glossary	
7.1 Overview	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram16	Information	. 29
7.3 Feature Description16		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision Q (December 2022) to Revision R (July 2023)	Page
•	Widening I _{GND} spec limits to accommodate complete V _{OUT} range	5
С	hanges from Revision P (February 2022) to Revision Q (December 2022)	Page
•	Changed Features section	1
•	Added last bullet to Applications section	
•	Changed Description section	1
•	Changed Description column and added footnote to Pin Functions table	3
•	Changed condition statement and curve titles and added curves for new chip in Typical Characteristics	
	section	9
•	Changed Overview section	16
•	Changed Functional Block Diagram figure	16
•	Changed Feature Description section and added subsections	
•	Added Output Pulldown section	18
•	Changed Device Functional Modes section: changed Normal Operation section, added Device Function	al
	Mode Comparison, Dropout Operation, and Disabled sections, and deleted Shutdown Mode section	18
•	Changed Application Information section: deleted previous information and added new subsections	<mark>20</mark>
•	Changed LOW and HIGH pin voltages and deleted slew rate discussion from ON/OFF Operation section	າ <mark>23</mark>
•	Changed Application Curves section	24
•	Changed Layout Diagram figure	28
•	Added Device Nomenclature section	



5 Pin Configuration and Functions




Figure 5-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
BYPASS	4	BYPASS pin to achieve low noise performance. Connecting an external capacitor betwee BYPASS pin and ground reduces reference voltage noise. See the <i>Recommended Operating Conditions</i> section for more information.	
GND	2	_	Ground
ON/OFF	3	I	Enable pin for the LDO. Driving the ON/\overline{OFF} pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to V_{IN} if unused.
V _{IN}	1	I	Input supply pin. Use a capacitor with a value of 1 µF or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.
V _{OUT}	5	Output of the regulator. Use a capacitor with a value of 2.2 µF or larger from the ground. (1) See the <i>Input and Output Capacitor Requirements</i> section for more	

⁽¹⁾ The nominal output capacitance must be greater than 1 μF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1 μF.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
	Continuous input voltage range (for legacy chip)	-0.3	16	
V _{IN}	Continuous input voltage range (for new chip)	-0.3	18	
	Output voltage range (for legacy chip)	-0.3	9	
V _{OUT}	Output voltage range (for new chip)	-0.3	V _{IN} + 0.3 or 9 (whichever is smaller)	V
V _{BYPASS}	BYPASS pin voltage range (for new chip)	-0.3	3	
V —	ON/OFF pin voltage range (for legacy chip)	-0.3	16	
V _{ON/OFF}	ON/OFF pin voltage range (for new chip)	-0.3	18	
Current	Maximum output	Internally	limited	А
Tomporeture	Operating junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _(ESD) Electrostatic discharge	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	±3000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	±1000	·

⁽¹⁾ JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V	Supply input voltage (for legacy chip)	2.2		16	
V _{IN}	Supply input voltage (for new chip)	2.5		16	
	Output voltage (for legacy chip)	1.2		10.0	
V _{OUT}	Output voltage (for new chip)	1.2		5.0	V
V _{BYPASS}	Bypass voltage		1.2		
	Enable voltage (for legacy chip)	0		V _{IN}	
V _{ON/OFF}	Enable voltage (for new chip)	0		16	
I _{OUT}	Output current	0		150	mA
C _{IN} (1)	Input capacitor		1		μF
0	Output capacitor (for legacy chip)	2.2	4.7		
C _{OUT}	Output capacitance (for new chip) (1)	1	2.2	200	μF
TJ	Operating junction temperature	-40		125	°C

⁽¹⁾ All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF minimum for stability.

⁽²⁾ All voltages with respect to GND.

⁽²⁾ JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		Legacy Chip	New Chip	
	THERMAL METRIC (2) (1)		DBV (SOT23-5)	UNIT
			5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.7	47.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.3	15.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	46.3	46.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application report.

6.5 Electrical Characteristics

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP MAX	UNIT
			Legacy chip (standard grade)	-1.5	1.5	
		I _L = 1 mA	Legacy chip (A grade)	-1.0	1.0	
			New chip	-0.5	0.5	
			Legacy chip (standard grade)	-2.5	2.5	
		1 mA ≤ I _L ≤ 50 mA	Legacy chip (A grade)	-1.5	1.5	
			New chip	-0.5	0.5	
	Output voltage tolerance	1 mA ≤ I _L ≤ 150 mA	Legacy chip (standard grade)	-3.0	3.0	
ΔV_{OUT}			Legacy chip (A grade)	-2.5	2.5	%
			New chip	-0.5	0.5	
		1 mA ≤ I _L ≤ 50 mA, -40°C ≤ T _J ≤ 125°C	Legacy chip (standard grade)	-3.5	3.5	
			Legacy chip (A grade)	-2.5	2.5	
			New chip	-1	1	
			Legacy chip (standard grade)	-4.0	4.0	
		1 mA ≤ I_L ≤ 150 mA, -40° C ≤ T_J ≤ 125°C	Legacy chip (A grade)	-3.5	3.5	
			New chip	-1	1	
		V _{O(NOM)} + 1 V ≤ V _{IN} ≤ 16 V	Legacy chip		0.007 0.014	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	VO(NOM) · · · · · · IN - · · · ·	New chip		0.002 0.014	%/V
— • OU1(ΔVIN)		$V_{O(NOM)} + 1 \text{ V} \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	Legacy chip		0.007 0.032	70, 4
			New chip		0.002 0.032	



6.5 Electrical Characteristics (continued)

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UN
		I = 0 mA	Legacy chip		1	3	
		I _{OUT} = 0 mA	New chip		1	2.75	
		I _{OUT} = 0 mA, –40°C ≤ T ₁ ≤ 125°C	Legacy chip			5	
		10UT - 0 111A, -40 C S 1J S 125 C	New chip			3	
		I _{OUT} = 1 mA	Legacy chip		7	10	
		IOUT - I TIIA	New chip		11.5	14	
		I _{OUT} = 1 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip			15	7 5 mV
	Dropout voltage ⁽¹⁾	10UT - 1111A, -40 C S 1J S 125 C	New chip			17	
		I _{OUT} = 10 mA	Legacy chip		40	60	
V			New chip		98	115	
_{IN} - V _{OUT}		I _{OUT} = 10 mA, –40°C ≤ T _J ≤ 125°C	Legacy chip			90	
			New chip			148	
		L = 50 mA	Legacy chip		120	150	
		I _{OUT} = 50 mA	New chip		120	145	
		I _{OUT} = 50 mA, –40°C ≤ T _{.I} ≤ 125°C	Legacy chip			225	
		100T - 30 111A, -40 C S 1J S 123 C	New chip			184	
		I _{OUT} = 150 mA	Legacy chip		280	350	
		IOUT - 130 IIIA	New chip		180	198	
		I _{OUT} = 150 mA, -40°C ≤ T ₁ ≤ 125°C	Legacy chip			575	
		10UT - 130 MA, -40 C > 13 > 123 C	New chip			254	



6.5 Electrical Characteristics (continued)

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN .	ΓΥΡ	MAX	UNIT
			Legacy chip		65	95	
		I _{OUT} = 0 mA	New chip		69	95	
		I _{OUT} = 0 mA, -40°C ≤ T _J ≤ 125°C	Legacy chip			125	
			New chip			123	
			Legacy chip		75	110	
		I _{OUT} = 1 mA	New chip		78	110	
		1 A 4000 1T 140500	Legacy chip			170	
		$I_{OUT} = 1 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			140	
		L = 10 mA	Legacy chip		120	220	
		I _{OUT} = 10 mA	New chip		175	210	
			Legacy chip			400	
		$I_{OUT} = 10 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			250	
I_GND			Legacy chip		350	600	
	GND pin current	I _{OUT} = 50 mA	New chip		380	440	μA
		I _{OUT} = 50 mA, -40°C ≤ T _J ≤ 125°C	Legacy chip			900	4
			New chip			650	
		I _{OUT} = 150 mA	Legacy chip		850	1200	
			New chip		765	890	
			Legacy chip			2000	
		$I_{OUT} = 150 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip			1060	
		V _{ON/OFF} < 0.3 V, V _{IN} = 16 V	Legacy chip	(0.01	0.08	5
			New chip		1.25	1.75	
		V _{ON/OFF} < 0.15 V, V _{IN} = 16 V, −40°C ≤ T _J ≤ 85°C	Legacy chip		0	1	
			New chip		1.12	2.25	
			Legacy chip	(0.01	2	
		$V_{ON/OFF} < 0.15 \text{ V}, V_{IN} = 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	New chip		1.12	2.75	
V _{UVLO+}	Rising bias supply UVLO	V _{IN} rising, –40°C ≤ T _J ≤ 125°C			2.2	2.4	V
V _{UVLO-}	Falling bias supply UVLO	V _{IN} falling, −40°C ≤ T _J ≤ 125°C	New chip	1.9			V
V _{UVLO(HYST)}	UVLO hysteresis	-40°C ≤ T _J ≤ 125°C		0.	130		V
, ,			Legacy chip	(0.55		
		Low = Output OFF	New chip	(0.72		
		Low = Output OFF, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J}$	Legacy chip			0.15	
	ON/OFF have to the	≤ 125°C	New chip			0.15	.,
V _{ON/OFF}	ON/OFF input voltage	W. J. O. J. 1011	Legacy chip		1.4		V
		High = Output ON	New chip	(0.85		
		High = Output ON, $V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 10^{\circ}$	Legacy chip	1.6			
		125°C	New chip	1.6			



6.5 Electrical Characteristics (continued)

specified at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 1.0 V or VIN = 2.5 V (whichever is greater), I_{OUT} = 1 mA, $V_{ON/OFF}$ = 2 V, C_{IN} = 1.0 μ F, and C_{OUT} = 2.2 μ F (unless otherwise noted)


	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V - 0 V	Legacy chip		0.01		
		V _{ON/OFF} = 0 V	New chip		0.42		
		$V_{ON/OFF} = 0 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le$	Legacy chip			-1	
	ON/OFF input current	125°C	New chip			-0.9	
ON/OFF	ON/OFF Input current	V	Legacy chip		5		μA
		V _{ON/OFF} = 5 V	New chip		0.011		
		$V_{ON/OFF} = 5 \text{ V}, V_{OUT} + 1 \le V_{IN} \le 16 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le$	Legacy chip			15	
		125°C	New chip			2.20	
IO(PK)	Peak output current	V > V 5% (ctoady state)	Legacy chip	300	350		
IO(FK)	reak output current	V _{OUT} ≥ V _{O(NOM)} –5% (steady state)	New chip	300	350		mA
1	Short output current	output current $R_1 = 0 \Omega$ (steady state)	Legacy chip		400		ША
O(SC)	Short output current	N 0 12 (Steady State)	New chip		375		1
$\Delta V_{O}/\Delta V_{IN}$	Ripple rejection	f = 1 kHz, C _{BYPASS} = 10 nF, C _{OUT} = 10 μF	Legacy chip		45		dB
ΔνΟ/ΔνΙΝ	Ripple rejection	1 - 1 kHz, C _{BYPASS} - 10 HF, C _{OUT} - 10 μF	New chip		78		uБ
\/	Output noise voltage	Bandwidth = 300 Hz to 50 kHz, C_{BYPASS} = 10 nF, C_{OUT} = 2.2 μ F, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	Legacy chip		30		μ _{VRM}
V _n		Bandwidth = 300 Hz to 50 kHz, C_{BYPASS} = 10 nF, C_{OUT} = 2.2 μ F, V_{OUT} = 3.3 V, I_{LOAD} = 150 mA	New chip		30		S
T _{sd+}	Thermal shutdown	Shutdown, temperature increasing	Now chip		170		°C
T _{sd-}	threshold	Reset, temperature decreasing	New chip		150		

⁽¹⁾ Dropout voltage (V_{DO}) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1 V differential. V_{DO} is measured with V_{IN} = V_{OUT(nom)} – 100 mV for fixed output devices.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics







Figure 6-1. Output Voltage vs Temperature for Legacy Chip

Figure 6-2. Output Voltage vs Temperature for Legacy Chip







Figure 6-3. Output Voltage vs Temperature for New Chip

Figure 6-4. Dropout Voltage vs Temperature for Legacy Chip








Figure 6-5. Dropout Voltage vs Temperature for New Chip

Figure 6-6. Dropout Voltage vs Load Current for New Chip











Figure 6-13. Short-Circuit Current vs Output Voltage for Legacy Chip

Figure 6-14. Short-Circuit Current vs Output Voltage for New Chip







Figure 6-15. Short-Circuit Current vs Temperature for New Chip

Figure 6-16. Ground Pin Current vs Load Current for Legacy







Figure 6-17. Ground Pin Current vs Load Current for New Chip

Figure 6-18. Ripple Rejection vs Frequency for Legacy Chip





 V_{IN} = 5 V, V_{OUT} = 3.3 V, C_{OUT} = 10 $\mu F,\,C_{BYP}$ = 0 nF





Figure 6-20. Ripple Rejection vs Frequency for Legacy Chip



 V_{IN} = 3.7 V, V_{OUT} = 3.3 V, C_{OUT} = 10 μ F, C_{BYP} = 0 nF




Figure 6-22. Ripple Rejection vs Frequency for Legacy Chip




Figure 6-23. Ripple Rejection vs Frequency for New Chip





Figure 6-24. Ripple Rejection vs Frequency for Legacy Chip









Figure 6-25. Ripple Rejection vs Frequency for New Chip

Figure 6-26. Output Impedance vs Frequency for Legacy Chip







Figure 6-27. Output Impedance vs Frequency for Legacy Chip

Figure 6-28. Output Noise Density vs Frequency for Legacy Chip







Figure 6-29. Output Noise Density vs Frequency for New Chip

Figure 6-30. Output Noise Density vs Frequency for Legacy
Chip






1.8
1.6
C_{byp} = 10 nF
1.4
1.4
1.4
1.6
0.8
0.8
0.4
0.2
0
0 1 2 3 4 5 6
Input Voltage – (V)

Figure 6-31. Output Noise Density vs Frequency for New Chip

Figure 6-32. Input Current vs Input Voltage for Legacy Chip







Figure 6-33. Input Current vs Input Voltage for New Chip

Figure 6-34. Ground-Pin Current vs Temperature for Legacy








Figure 6-35. Ground-Pin Current vs Temperature for New Chip

Figure 6-36. 2.2-µF Stable ESR Range for Output Voltage ≤ 2.3 V for Legacy Chip







≥ 2.5 V for Legacy Chip




7 Detailed Description

7.1 Overview

The LP2985 is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2985 has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 150 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is -40° C to $+125^{\circ}$ C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled with the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

The device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin, to actively discharge the output voltage.

7.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 7-1 shows a diagram of the current limit.




Figure 7-1. Current Limit

7.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

7.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V_{ON/OFF} < V_{ON/OFF(LOW)})
- If 1.0 V < V_{IN} < V_{UVI O}

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

Table 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE		PARAMETER		
OPERATING MODE	V _{IN}	V _{ON/OFF}	I _{OUT}	TJ
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{ON/OFF} > V_{ON/OFF(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{ON/\overline{OFF}} > V_{ON/\overline{OFF}(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{ON/OFF} < V _{ON/} OFF(LOW)	Not applicable	$T_J > T_{SD(shutdown)}$

Table 7-1. Device Functional Mode Comparison

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold



7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than $0.5~\Omega$. A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

8.1.3 Noise Bypass Capacitor (C_{BYPASS})

The LP2985 allows for low-noise performance with the use of a bypass capacitor that is connected to the internal band-gap reference with the BYPASS pin. This high-impedance band-gap circuitry is biased in the microampere range and, thus, cannot be loaded significantly, otherwise, the output (and, correspondingly, the output of the regulator) changes. Thus, for best output accuracy, dc leakage current through C_{BYPASS} must be minimized as much as possible and must never exceed 100 nA. The C_{BYPASS} capacitor also impacts the start-up behavior of the regulator. Inrush current and start-up time increase with larger bypass capacitor values.

Use a 10-nF capacitor for CBYPASS. Ceramic and film capacitors are good choices for this purpose.

8.1.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 8-1 shows one approach for protecting the device.




Figure 8-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.1.5 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \tag{3}$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}) . These parameters provide two methods for calculating the junction temperature (T_J) , as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate



the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{4}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{5}$$

where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.



8.2 Typical Application

Figure 8-2 shows the standard usage of the LP2985 as a low-dropout regulator.




Figure 8-2. LP2985 Typical Application

8.2.1 Design Requirements

Minimum C_{OUT} value for stability (can be increased without limit for improved stability and transient response) ON/ \overline{OFF} must be actively terminated. Connect to V_{IN} if shutdown feature is not used.

Optional BYPASS capacitor for low-noise operation.


8.2.2 Detailed Design Procedure

8.2.2.1 ON/OFF Operation

The LP2985 allows for a shutdown mode via the ON/ $\overline{\text{OFF}}$ pin. Driving the pin LOW (\leq 0.4 V) turns the device OFF; conversely, a HIGH (\geq 1.2 V) turns the device ON. If the shutdown feature is not used, connect ON/ $\overline{\text{OFF}}$ to the input to ensure that the regulator is on at all times. For proper operation, do not leave ON/ $\overline{\text{OFF}}$ unconnected.



8.2.3 Application Curves



8.2.3 Application Curves (continued)





Figure 8-9. Line Transient Response for Legacy Chip



 V_{OUT} = 3.3 V, C_{BYP} = 0 nF, ΔV_{IN} = 1 V, I_{OUT} = 150 mA, dV/dt = 1 V/ μ

Figure 8-10. Line Transient Response for New Chip





Figure 8-11. Line Transient Response for Legacy Chip



 V_{OUT} = 3.3 V, C_{BYP} = 10 nF, ΔV_{IN} = 1 V, I_{OUT} = 150 mA, dV/dt = 1 V/ μ

Figure 8-12. Line Transient Response for New Chip





Figure 8-13. Line Transient Response for Legacy Chip



 V_{OUT} = 3.3 V, C_{BYP} = 0 nF, ΔV_{IN} = 1 V, I_{OUT} = 1 mA, dV/dt = 1 V/μ

Figure 8-14. Line Transient Response for New Chip



8.2.3 Application Curves (continued)

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 1.0 V or 2.5 V (whichever is greater), I_{OUT} = 1 mA, ON/\overline{OFF} pin tied to V_{IN} , C_{IN} = 1.0 μ F, and C_{OUT} = 4.7 μ F (unless otherwise noted)





Figure 8-19. Turn-On Time for Legacy Chip

Figure 8-20. Turn-On Time for New Chip



8.2.3 Application Curves (continued)





8.3 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table. Use bypass capacitors as described in the *Layout Guidelines* section.

8.4 Layout

8.4.1 Layout Guidelines

- Bypass the input pin to ground with a bypass capacitor.
- The optimum placement of the bypass capacitor is closest to the V_{IN} of the device and GND of the system.
 Care must be taken to minimize the loop area formed by the bypass capacitor connection, the V_{IN} pin, and the GND pin of the system.
- For operation at full-rated load, use wide trace lengths to eliminate IR drop and heat dissipation.

8.4.2 Layout Example




Figure 8-25. Layout Diagram



9 Device and Documentation Support

9.1 Device Nomenclature

Table 9-1. Available Options(1)

PRODUCT	V _{OUT}
LP2985-xxyyyz Legacy chip	xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V). yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel.
LP2985- xxyyyz<i>M3</i> New chip	 xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V). yyy is the package designator. z is the package quantity. R is for large quantity reel, T is for small quantity reel. M3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology.

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11-Dec-2024



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2985-10DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LRCG	Samples
LP2985-10DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LRCG	Samples
LP2985-18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPHG, LPHL)	Samples
LP2985-18DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPHG	Samples
LP2985-18DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPHG	Samples
LP2985-18DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LPHG	Samples
LP2985-18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPHG, LPHL)	
LP2985-18DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPHG	Samples
LP2985-25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPLG, LPLL)	Samples
LP2985-25DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPLG, LPLL)	Samples
LP2985-28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPGG, LPGL)	Samples
LP2985-28DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPGG	Samples
LP2985-29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPMG	Samples
LP2985-30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPNG, LPNL)	Samples
LP2985-30DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPNG, LPNL)	Samples
LP2985-30DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPNG, LPNL)	
LP2985-33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPFG, LPFL)	Samples
LP2985-33DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPFG	Samples
LP2985-33DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPFG	Samples
LP2985-33DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LPFG	Samples





11-Dec-2024 www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2985-33DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPFG, LPFL)	Samples
LP2985-33DBVTG4	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	LPFG	
LP2985-33DBVTM3	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LPFG	Samples
LP2985-50DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPSG, LPSL)	Samples
LP2985-50DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPSG, LPSL)	Samples
LP2985-50DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPSG, LPSL)	Samples
LP2985-50DBVTM3	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LPSG	Samples
LP2985A-10DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LRDG	Samples
LP2985A-10DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LRDG	Samples
LP2985A-18DBVJ	ACTIVE	SOT-23	DBV	5	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPTL	Samples
LP2985A-18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPTG, LPTL)	Samples
LP2985A-18DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPTG	Samples
LP2985A-18DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPTG, LPTL)	
LP2985A-25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPUG, LPUL)	Samples
LP2985A-25DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPUG, LPUL)	Samples
LP2985A-25DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-45 to 125	LPUG	Samples
LP2985A-25DBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(LPUG, LPUL)	
LP2985A-28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPJG, LPJL)	Samples
LP2985A-29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPZG, LPZL)	Samples
LP2985A-30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LRAG, LRAL)	Samples
LP2985A-30DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LRAG, LRAL)	Samples
LP2985A-33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPKG, LPKL)	Samples



PACKAGE OPTION ADDENDUM

www.ti.com 11-Dec-2024

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					. ,	(6)	, ,		. ,	
LP2985A-33DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPKG	Samples
LP2985A-33DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LPKG	Samples
LP2985A-33DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(LPFG, LPKG, LPKL)	Samples
LP2985A-33DBVTE4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPKG	Samples
LP2985A-33DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPKG	Samples
LP2985A-50DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LR1G, LR1L)	Samples
LP2985A-50DBVRM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LR1G	Samples
LP2985A-50DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(LPSG, LR1G, LR1L)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Dec-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-Feb-2025


TAPE AND REEL INFORMATION





	A0	Dimension designed to accommodate the component width
Ī	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2985-10DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985-10DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2985-18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-18DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2985-18DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-18DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985-25DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-28DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-28DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2985-29DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985-30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-33DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-33DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-33DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-33DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




PACKAGE MATERIALS INFORMATION

www.ti.com 23-Feb-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2985-33DBVTM3	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-50DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-50DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985-50DBVTM3	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-10DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985A-10DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2985A-18DBVJ	SOT-23	DBV	5	10000	330.0	8.4	3.17	3.23	1.37	4.0	8.0	Q3
LP2985A-18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-18DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985A-25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-25DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-28DBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
LP2985A-28DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985A-29DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2985A-30DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-33DBVTG4	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-50DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-50DBVRM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2985A-50DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 23-Feb-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985-10DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985-10DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2985-18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-18DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985-18DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-18DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2985-25DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985-28DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985-28DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2985-29DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985-30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-33DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-33DBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-33DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-33DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985-33DBVTM3	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0




PACKAGE MATERIALS INFORMATION

www.ti.com 23-Feb-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2985-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985-50DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985-50DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985-50DBVTM3	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985A-10DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985A-10DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2985A-18DBVJ	SOT-23	DBV	5	10000	358.0	332.0	35.0
LP2985A-18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-18DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985A-25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-25DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-28DBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
LP2985A-28DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985A-29DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2985A-30DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2985A-33DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-33DBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-33DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-33DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-33DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985A-33DBVTG4	SOT-23	DBV	5	250	210.0	185.0	35.0
LP2985A-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-50DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-50DBVRM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2985A-50DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed. IMPRETART NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated