

Vishay Siliconix

## **Power MOSFET**



PRODUCT SUMMARY			
V <sub>DS</sub> (V)	500		
$R_{DS(on)}(\Omega)$	V <sub>GS</sub> = 10 V 0.28		
Q <sub>g</sub> (max.) (nC)	130		
Q <sub>gs</sub> (nC)	33		
Q <sub>gd</sub> (nC)	59		
Configuration	Single		

### **FEATURES**





Low gate charge results in simple drive requirement

- Enhanced dV/dt capabilities offer improved ruggedness
- Higher gate voltage threshold offers improved noise immunity
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912">www.vishay.com/doc?99912</a>

### Note

\* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

### **APPLICATIONS**

- · Zero voltage switching SMPS
- Telecom and server power supplies
- · Uninterruptible power supply
- Motor control applications

ORDERING INFORMATION	
Package	TO-247AC
Lead (Pb)-free	IRFP17N50LPbF

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V <sub>DS</sub>	500	
Gate-source voltage			V <sub>GS</sub>	± 30	V
Continuous dusin surrent	V =+ 10 V	T <sub>C</sub> = 25 °C	,	16	
Continuous drain current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	11	Α
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	64	7
Linear derating factor				1.8	W/°C
Single pulse avalanche energy b			E <sub>AS</sub>	390	mJ
Repetitive avalanche currenta			I <sub>AR</sub>	16	А
Repetitive avalanche energy <sup>a</sup>			E <sub>AR</sub>	22	mJ
Maximum power dissipation	T <sub>C</sub> = 25 °C		P <sub>D</sub>	220	W
Peak diode recovery dV/dt c			dV/dt	13	V/ns
Operating junction and storage temperature range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Soldering recommendations (peak temperature) <sup>d</sup> for 10 s				300 <sup>d</sup>	
				10	lbf ⋅ in
Mounting torque	6-32 or M3 screw			1.1	N·m

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Starting  $T_J$  = 25 °C, L = 3.0 mH,  $R_g$  = 25  $\Omega,\,I_{AS}$  = 16 A (see fig. 12)
- c.  $I_{SD} \le 16$  A,  $dI/dt \le 347$  A/ $\mu$ s,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C
- d. 1.6 mm from case



# Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R <sub>thJA</sub>	-	62	
Case-to-sink, flat, greased surface	R <sub>thCS</sub>	0.50	-	°C/W
Maximum junction-to-case (drain)	R <sub>thJC</sub>	-	0.56	

PARAMETER	SYMBOL	TES	ST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		500	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference to	25 °C, I <sub>D</sub> = 1 mA <sup>d</sup>	-	0.60	-	V/°C
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D}$	= 250 µA	3.0	-	5.0	V
Gate-source leakage	I <sub>GSS</sub>	$V_{GS} = \pm 30 \text{ V}$		-	-	± 100	nA
Zono mate velta de ducia evuncant	I <sub>DSS</sub>	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V		-	-	50	μA
Zero gate voltage drain current		$V_{DS} = 400 \text{ V},$	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	2.0	mA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 9.9 A <sup>b</sup>	-	0.28	0.32	Ω
Forward transconductance	9 <sub>fs</sub>	$V_{DS} = 50 \text{ V}, I_{D}$	= 9.9 A <sup>b</sup>	11	-	-	S
Dynamic						•	
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V,		-	2760	-	
Output capacitance	C <sub>oss</sub>	$V_{DS} = 25 \text{ V},$		-	325	-	1
Reverse transfer capacitance	C <sub>rss</sub>	f = 1.0 MHz, s	see fig. 5	-	37	-	1
0.1.1.11		V <sub>DS</sub> = 1.0 V, f = 1.0 MHz	-	3690	-	pF	
Output capacitance	C <sub>oss</sub>		V <sub>DS</sub> = 400 V, f = 1.0 MHz	-	84	-	Pr
Effective output capacitance	C <sub>oss</sub> eff.	V <sub>GS</sub> = 0 V		-	159	-	
Effective output capacitance (energy related)	C <sub>oss</sub> eff. (ER)			-	120	-	
Internal gate resistance	R <sub>a</sub>	f = 1 MHz, open drain		-	1.4	-	Ω
Total gate charge	Qg			-	-	130	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$I_D = 16 \text{ A}, V_{DS} = 400 \text{ V}$ see fig. 7 and 15 b	-	-	33	nC
Gate-drain charge	Q <sub>qd</sub>		See lig. 7 and 15	-	-	59	1
Turn-on delay time	t <sub>d(on)</sub>	<u> </u>		-	21	-	
Rise time	t <sub>r</sub>	$V_{DD} = 250 \text{ V},$		-	51	-	1
Turn-off delay time	t <sub>d(off)</sub>	$R_G = 7.5 \Omega$ , V see fig. 14a a		-	50	-	ns
Fall time	t <sub>f</sub>			-	28	-	1
Drain-Source Body Diode Characteristi	cs					•	
Continuous source-drain diode current	Is	MOSFET sym	nbol	-	-	16	
Pulsed diode forward current <sup>a</sup>	I <sub>SM</sub>	showing the integral reverse p - n junction diode		-	-	64	А
Body diode voltage	V <sub>SD</sub>	$T_J = 25$ °C, $I_S$	$= 16 \text{ A}, V_{GS} = 0 \text{ V}^{\text{ b}}$	-	-	1.5	V
Body diode reverse recovery time		T <sub>J</sub> = 25 °C		-	170	250	
Body diode reverse recovery charge	t <sub>rr</sub>	T <sub>J</sub> = 125 °C	I <sub>F</sub> = 16 A,	-	220	330	ns
Continuous source-drain diode current		T <sub>.J</sub> = 25 °C dl/dt = 100 A/μs b		-	470	710	
Pulsed diode forward current <sup>a</sup>	- Q <sub>rr</sub>	T <sub>J</sub> = 125 °C	1	-	810	1210	μC
Reverse recovery current	I <sub>RRM</sub>	T <sub>J</sub> = 25 °C	•	-	7.3	11	
Forward turn-on time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %
- c.  $C_{OSS}$  eff. is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising fom 0 % to 80 %  $V_{DS}$   $C_{OSS}$  eff. (ER) is a fixed capacitance that stores the same energy as  $C_{OSS}$  while  $V_{DS}$  is rising fom 0 % to 80 %  $V_{DS}$



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Output Capacitance Stored Energy vs. V<sub>DS</sub>






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms





## Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12 - Maximum Safe Operating Area




Fig. 14a - Unclamped Inductive Test Circuit




Fig. 15a - Basic Gate Charge Waveform




Fig. 13 - Maximum Avalanche Energy vs. Drain Current




Fig. 14b - Unclamped Inductive Waveforms





Fig. 15b - Gate Charge Test Circuit



## Peak Diode Recovery dV/dt Test Circuit







Fig. 16 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91205">www.vishay.com/ppg?91205</a>.



# **TO-247AC (High Voltage)**

## **VERSION 1: FACILITY CODE = 9**







Section C--C,D--D,E--E

	MILLIMETERS				
DIM.	MIN.	NOM.	MAX.	NOTES	
Α	4.83	5.02	5.21		
A1	2.29	2.41	2.55		
A2	1.17	1.27	1.37		
b	1.12	1.20	1.33		
b1	1.12	1.20	1.28		
b2	1.91	2.00	2.39	6	
b3	1.91	2.00	2.34		
b4	2.87	3.00	3.22	6, 8	
b5	2.87	3.00	3.18		
С	0.40	0.50	0.60	6	
c1	0.40	0.50	0.56		
D	20.40	20.55	20.70	4	

	MILLIMETERS			
DIM.	MIN.	NOM.	MAX.	NOTES
D1	16.46	16.76	17.06	5
D2	0.56	0.66	0.76	
Е	15.50	15.70	15.87	4
E1	13.46	14.02	14.16	5
E2	4.52	4.91	5.49	3
е		5.46 BSC	•	
L	14.90	15.15	15.40	
L1	3.96	4.06	4.16	6
ØР	3.56	3.61	3.65	7
Ø P1	7.19 ref.			
Q	5.31	5.50	5.69	
S		5.51 BSC		


- (1) Package reference: JEDEC® TO247, variation AC
- (2) All dimensions are in mm
- (3) Slot required, notch may be rounded
- (4) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outermost extremes of the plastic body
- (5) Thermal pad contour optional with dimensions D1 and E1
- (6) Lead finish uncontrolled in L1
- (7) Ø P to have a maximum draft angle of 1.5° to the top of the part with a maximum hole diameter of 3.91 mm
- (8) Dimension b2 and b4 does not include dambar protrusion. Allowable dambar protrusion shall be 0.1 mm total in excess of b2 and b4 dimension at maximum material condition



www.vishay.com

Vishay Siliconix

## **VERSION 2: FACILITY CODE = Y**




	MILLIM		
DIM.	MIN.	MAX.	NOTES
Α	4.58	5.31	
A1	2.21	2.59	
A2	1.17	2.49	
b	0.99	1.40	
b1	0.99	1.35	
b2	1.53	2.39	
b3	1.65	2.37	
b4	2.42	3.43	
b5	2.59	3.38	
С	0.38	0.86	
c1	0.38	0.76	
D	19.71	20.82	
D1	13.08	-	

	MILLIMETERS		
DIM.	MIN.	MAX.	NOTES
D2	0.51	1.30	
E	15.29	15.87	
E1	13.72	-	
е	5.46	BSC	
Øk	0.254		
L	14.20	16.25	
L1	3.71	4.29	
ØР	3.51	3.66	
Ø P1	-	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51 BSC		

- (1) Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")
- (7) Outline conforms to JEDEC outline TO-247 with exception of dimension c

Vishay Siliconix

## **VERSION 3: FACILITY CODE = N**



	MILLIMETERS			
DIM.	MIN.	MAX.		
Α	4.65	5.31		
A1	2.21	2.59		
A2	1.17	1.37		
b	0.99	1.40		
b1	0.99	1.35		
b2	1.65	2.39		
b3	1.65	2.34		
b4	2.59	3.43		
b5	2.59	3.38		
С	0.38	0.89		
c1	0.38	0.84		
D	19.71	20.70		
D1	13.08	-		

	MILLIMETERS			
DIM.	MIN.	MAX.		
D2	0.51	1.35		
E	15.29	15.87		
E1	13.46	-		
е	5.46 BSC			
k	0.254			
L	14.20	16.10		
L1	3.71	4.29		
N	7.62	BSC		
Р	3.56	3.66		
P1	-	7.39		
Q	5.31	5.69		
R	4.52	5.49		
S	5.51 BSC			

ECN: E22-0452-Rev. G, 31-Oct-2022

DWG: 5971

- <sup>(1)</sup> Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")



# **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.